

Self-Aligned, Extremely High Frequency III–V Metal-Oxide-Semiconductor Field-Effect Transistors on Rigid and Flexible Substrates

Chuan Wang,^{†,‡,§} Jun-Chau Chien,[†] Hui Fang,^{†,‡,§} Kuniharu Takei,^{†,‡,§} Junghyo Nah,^{†,‡,§,⊥} E. Plis,^{||} Sanjay Krishna,^{||} Ali M. Niknejad,[†] and Ali Javey^{*,†,‡,§}

[†]Electrical Engineering and Computer Sciences and [‡]Berkeley Sensor and Actuator Center, University of California, Berkeley, California 94720, United States


[§]Materials Sciences Division, Lawrence Berkeley National Laboratory, Berkeley, California 94720, United States

^{||}Electrical and Computer Engineering, University of New Mexico, Albuquerque, New Mexico 87106, United States

S Supporting Information

ABSTRACT: This paper reports the radio frequency (RF) performance of InAs nanomembrane transistors on both mechanically rigid and flexible substrates. We have employed a self-aligned device architecture by using a T-shaped gate structure to fabricate high performance InAs metal-oxide-semiconductor field-effect transistors (MOSFETs) with channel lengths down to 75 nm. RF measurements reveal that the InAs devices made on a silicon substrate exhibit a cutoff frequency (f_t) of ~ 165 GHz, which is one of the best results achieved in III–V MOSFETs on silicon. Similarly, the devices fabricated on a bendable polyimide substrate provide a f_t of ~ 105 GHz, representing the best performance achieved for transistors fabricated directly on mechanically flexible substrates. The results demonstrate the potential of III–V-on-insulator platform for extremely high-frequency (EHF) electronics on both conventional silicon and flexible substrates.

KEYWORDS: III–V-on-insulator, XOI, two-dimensional membranes, radio frequency transistors, flexible electronics



The growing demand on larger bandwidth for wireless communications has stimulated the quest for transistors that can be operated at fastest possible frequencies. Besides the conventional silicon metal-oxide-semiconductor field-effect transistors (MOSFETs),¹ various types of nanomaterial systems including carbon nanotubes,^{2–7} graphene,^{8–11} and III–V nanowires^{12–14} have been heavily explored for radio frequency (RF) applications. However, none of these material platforms have yet offered transistors that can surpass the performance achieved in III–V high electron mobility transistors (HEMTs).^{15–20} The record-high cutoff frequency (f_t) for InAs-based HEMTs has already reached 644 GHz for 30 nm long devices on InP substrates.¹⁷ Despite the tremendous success in III–V HEMT research, the platform still has a few inherent limitations. First of all, sophisticated epitaxial growth is needed to grow multiple layers with desired chemical compositions in order to form the quantum well structures. Second, due to the use of epitaxial processes, the selection of substrate is limited to expensive III–V bulk substrates such as InP or GaAs, or in some cases, silicon with thick buffer layers. Third, such HEMT devices are not compatible with flexible electronics, which has attracted significant amount of interest recently.

In light of the above-described limitations faced by III–V HEMTs, we have previously reported a III–V-on-insulator, or

“XOI” approach,²¹ which enables the transfer of ultrathin, two-dimensional III–V membranes to virtually any type of handling substrate using a facile contact printing process.^{22,23} The use of the ultrathin III–V membranes allows optimal gate control and offers transistors with minimal short channel effects, which is especially important for a small bandgap semiconductor such as InAs.²⁴ Using this XOI platform, we have already demonstrated high-performance InAs²⁴ and InAsSb²⁵ n-MOSFETs and InGaSb-based²⁶ p-MOSFETs on silicon support substrates. In addition, the XOI platform enables easy fabrication of transistors on mechanically flexible substrates. Previously, the best reported cutoff frequencies for the flexible transistors made with various types of material platforms including carbon nanotube,²⁷ graphene,²⁸ silicon,^{29,30} and III–V nanowires^{31,32} typically lie in the range of a few hundred megahertz to sub-10 gigahertz. The work by Rogers et al. has demonstrated the potential of using GaAs membranes for high-performance flexible RF electronics.²³ However, the reported cutoff frequency of 2 GHz is only modest due to the relatively long

Received: May 5, 2012

Revised: June 28, 2012

Published: June 29, 2012




Figure 1. Self-aligned fabrication of InAs XOI MOSFETs on silicon substrates. (a) Schematic of a self-aligned InAs XOI MOSFET with an aluminum/ZrO₂ T-shaped gate stack, and self-aligned nickel S/D extensions. (b) Optical microscope images of a self-aligned XOI RF transistor. (c) AFM and (d) cross-sectional SEM images (false color) of the device.

channel length used without self-aligned source/drain contact electrodes in respect to the gate.

In this paper, we study the RF characteristics of transistors fabricated using InAs XOI platform. Transistors with T-shaped gate electrodes are fabricated in order to obtain source/drain (S/D) contacts self-aligned to the gate electrode to allow minimal parasitic capacitances and resistances.³³ It is well-known that the cutoff frequency (f_t) and maximum oscillation frequency (f_{max}), which are two most important figures of merit for RF transistors, can be predicted using the following relations³⁴

$$f_t = \frac{g_m}{2\pi(C_{gs} + C_{gd})} \quad (1)$$

$$f_{max} = \frac{f_t}{2\sqrt{2\pi f_t R_g C_{gd} + g_d(R_g + R_s)}} \approx \sqrt{\frac{f_t}{8\pi R_g C_{gd}}} \quad (2)$$

where g_m is the transconductance, C_{gs} and C_{gd} are the gate/source and gate/drain capacitances, respectively, R_g and R_s are the gate and source series resistances, respectively, and g_d is the output conductance. The reduced parasitic capacitances and resistances provided by the self-aligned T-gate design would thereby lead to enhanced RF performance. Meanwhile, the use of InAs channel with a high saturation velocity of electrons (1.3×10^7 cm/s for bulk)³⁵ combined with short gate lengths (i.e., sub-100 nm) lead to high g_m , which is optimal for high frequency operation.

RF measurements of InAs XOI MOSFETs with self-aligned T-gate architecture reveal that the devices made on a silicon substrate exhibit a f_t of ~ 165.5 GHz, which is one of the best results achieved in III–V MOSFETs on a Si substrate. The

performance is truly impressive considering the simple fabrication process used on a conventional Si handling wafer, as opposed to the sophisticated multiepitaxial-layer structures of the III–V HEMTs. Similarly, the devices fabricated on flexible substrate provide a f_t of 105 GHz. The result is more than 10 times better than the fastest flexible devices reported in the literature made with graphene ($f_t = 8.7$ GHz),²⁸ another widely studied two-dimensional (2D) material for RF applications. This work demonstrates the successful operation of flexible III–V MOSFETs at extremely high frequency (EHF) regime (30 to 300 GHz) for the first time. Although impressive performance has been previously demonstrated by bonding HEMT devices fabricated on conventional epitaxial substrate to flexible substrate,³⁶ our work represents the best performance achieved for transistors fabricated directly on mechanically flexible substrates. Our results indicate the RF device potential of XOI platform and provide a viable approach for future flexible electronics when ultrahigh performance transistors are needed for large bandwidth wireless communication applications.

The schematic of a self-aligned InAs XOI MOSFET is shown in Figure 1a. For DC measurements, the transistors are fabricated on a heavily doped ($\rho < 0.005$ Ω -cm) silicon wafer to allow back-gate biasing in addition to the T-gate, while for RF measurements, a highly resistive silicon wafer ($\rho = 10$ k Ω -cm) with 300 nm thick SiO₂ was used to ensure minimum parasitic capacitances from the substrate. InAs microribbons with a width and spacing of ~ 5 μ m and a nominal thickness of ~ 15 nm is transferred onto a Si wafer using a contact printing method as described in our previous publications.²¹ According to our previous study, a field-effect mobility of around 2300 cm² V⁻¹ s⁻¹ can be achieved in such 15 nm thick InAs




Figure 2. DC characteristics of the self-aligned InAs XOJ MOSFET fabricated on Si/SiO₂ substrate. (a) $I_{DS}-V_{GS}$ characteristics of a self-aligned InAs MOSFET ($L = 75$ nm, $W = 50$ μm). (b) $I_{DS}-V_{DS}$ characteristics of the same device measured at various V_{GS} from -2 to 0 V. (c) $I_{DS}-V_{GS}$ characteristics of the device measured with back-gate (black trace) and self-aligned top gate (red trace) at $V_{DS} = 0.5$ V. (d) g_m-V_{GS} characteristics of the same device in (a). (e,f) Contour plots showing I_{DS}/W (e) and g_m/W (f) as a function of the top gate (V_{TG}) and back gate (V_{BG}) voltages.

nanomembranes.²¹ Subsequently, Ti/Au probing pads are first patterned using photolithography and T-shaped Al/ZrO₂ gate stacks are defined using electron-beam (e-beam) lithography, atomic layer deposition of ZrO₂ (thickness, 10 nm) at 130 °C, evaporation of Al (thickness, 110 nm), and a lift-off process. As a final step, directional deposition of Ni (20 nm) on the T-gate forms the self-aligned S/D contacts and concludes the device fabrication. More details about the device fabrication process can be found in the Supporting Information (Figure S1).

The optical microscope images of a completed InAs RF transistor on a Si substrate is shown in Figure 1b, where the device is configured into the ground–signal–ground (GSG) coplanar waveguide structure to allow microwave measurements. As shown in the zoom-in optical microscope image, the device consists of a pair of MOSFETs with a channel width of 50 μm each. Each 50 μm wide MOSFET contains five uniformly spaced ribbons with an effective channel width of ~ 25 μm . The corresponding atomic force microscopy (AFM) and cross-sectional scanning electron microscopy (SEM) images showing the active region of the MOSFETs are exhibited in Figure 1c,d, respectively. From the SEM image, one can find that the S/D electrodes are self-aligned to the T-shaped gate. The T-gate has a base-length of ~ 75 nm and a tip-length of ~ 244 nm. The length of the ungated channel regions, corresponding approximately to the difference between tip- and base-lengths of the gate is ~ 85 nm for both source and drain contacts.

We first characterized the DC performance of the self-aligned InAs XOJ MOSFETs on silicon substrates, and the results are summarized in Figure 2. The transfer ($I_{DS}-V_{GS}$) and output ($I_{DS}-V_{DS}$) characteristics of a representative device are presented in Figure 2a,b, respectively. The data is normalized to the total width of the InAs microribbons, which is 25 μm for this particular device. From the $I_{DS}-V_{GS}$ curves, one can find that the on-state current density (I_{on}/W) of the device measured at $V_{DS} = 0.5$ V and $V_{GS} = 1$ V is ~ 0.26 mA/ μm , average current on/off ratio (I_{on}/I_{off}) is ~ 500 , and the subthreshold slope (SS) is 310 mV/dec. Note that the SS is

higher than the values reported in our previous reports,^{21,24} because the forming gas (5% H₂ in N₂) anneal process at 170 °C, known to improve the SS significantly,²⁴ is not compatible with the gate-first fabrication process used in this work. Specifically, diffusion of the metal atoms into the dielectric was observed at elevated temperatures. In the future, the use of high-temperature metals, such as TiN and TaN need to be explored to enable a forming gas anneal to further improve the InAs/ZrO₂ interface.

From the $I_{DS}-V_{DS}$ characteristics presented in Figure 2b, one can roughly estimate the carrier saturation velocity (v_{sat}) in InAs membranes using the current equation below for classical MOSFETs with velocity saturation³⁴

$$I_{DSat} = W(V_{GS} - V_{th})C_{ox}v_{sat}$$

where I_{DSat} is the saturation current, V_{th} is the linear extrapolated threshold voltage, and C_{ox} is the parallel plate capacitance for 10 nm ZrO₂ ($\epsilon \sim 13$). The v_{sat} is estimated to be $\sim 0.77 \times 10^7$ cm/s for an applied electric field of 28.7 kV/cm, which is close to the value reported in the literature.³⁵ Furthermore, Figure 2c compares the $I_{DS}-V_{GS}$ characteristics measured with the back-gate (black trace) and self-aligned top gate (red trace) at $V_{DS} = 0.5$ V. From the figure, it is obvious that with the use of high- κ ZrO₂ dielectric ($\epsilon = 13$, effective oxide thickness EOT = 3 nm), the top-gate is significantly stronger than the back-gate (EOT = 300 nm), which requires -40 to 40 V to achieve similar amount of gate modulation.

Figure 2d shows the transconductance (g_m-V_{GS}) curves derived from the $I_{DS}-V_{GS}$ characteristics. The maximum g_m is measured to be 0.39 mS/ μm when V_{GS} and V_{DS} are at -0.8 and 0.5 V, respectively. Although this value is already respectable, it is lower than the best value reported in our previous publication by a factor of $\sim 4\times$.²⁴ This is likely to be limited by the source/drain contact resistance and/or series resistance of the ungated regions arising from the tip to base length ratio of the T-gate. According to the SEM image in Figure 1d, the underlapped region is around 85 nm for both the source and drain sides, and the corresponding series plus contact resistance

(R_S , R_D) is estimated to be around $900 \Omega \cdot \mu\text{m}$ (Supporting Information Figure S2).

By applying back-gate bias through the substrate, the contribution from the ungated region to the S/D series resistance is examined. Figure 2e,f shows the contour plots of I_{DS}/W (Figure 2e) and g_m/W (Figure 2f) as a function of the top gate (V_{TG}) and back gate (V_{BG}) voltages for the self-aligned InAs XOI MOSFET. The results indicate that as the V_{BG} changes from 0 to 30 V, I_{on}/W only increases slightly from 0.26 to 0.3 mA/ μm , and the maximum g_m remains almost constant. This indicates that the ungated regions do not contribute significantly to the series resistance. Therefore, the S/D contact resistance should be the limiting factor for the overall device performance. Annealing of the devices in N_2 at 300°C prior to the formation of the gate stack was previously found to drastically reduce the contact resistance values^{24,37} as also shown in the Supporting Information (Figure S3). However, contact thermal annealing is not compatible for the gate-first process scheme studied in this work. Annealing at 300°C causes the Ni atoms of the gate metal to diffuse into the gate dielectric, resulting in low $I_{\text{on}}/I_{\text{off}}$. As shown in the Supporting Information (Figure S2), after subtracting the measured contact resistance (from transmission line method), the intrinsic transconductance (g_{mi}) is extracted to be $\sim 3 \text{ mS}/\mu\text{m}$ at $V_{\text{DS}} = 0.5 \text{ V}$, which is consistent with our previously reported value.²⁴ In the future, gate stacks with higher thermal budgets need to be developed to enable contacting annealing of Ni S/D electrodes, and thereby, further reducing the contact resistances. Moreover, according to Figure S3 shown in the Supporting Information, the contact resistance increases as the thickness of InAs membrane gets smaller. Therefore, for the future ultimately scaled transistors with thinner InAs channel, n-doping of InAs near the metal contacts need to be explored to further reduce the contact resistance.

The RF performance of a self-aligned InAs XOI RF transistor (dual channel with $L = 75 \text{ nm}$ and $W = 50 \mu\text{m}$) on a highly resistive silicon substrate is characterized using a vector network analyzer (Anritsu 37397C). For the measurements, the source contacts are grounded, and the DC biases are supplied to the gate and drain terminals through the bias-T. The gate is biased at $V_{\text{GS}} = -2 \text{ V}$ and the drain is biased at $V_{\text{DS}} = 0.7 \text{ V}$, as this is the bias point that gives the maximum g_m determined from the DC measurements. Note that this device has slightly different threshold voltage (V_{th}) compared to the device presented in Figure 2 due to the difference of substrate work function and/or process variations. The measured S-parameters from 40 MHz to 40 GHz are plotted in Figure 3a. From the S-parameters, the as-measured current gain (h_{21}) and Mason's unilateral gain (U) are extracted and plotted as a function of frequency (Figure 3b). The as-measured f_t and f_{max} , which are defined as the frequencies that h_{21} and U drop to 0 dB, are found to be 36.9 and 25.1 GHz, respectively.

The as-measured f_t and f_{max} of the transistors are largely affected by the parasitic pad capacitances and inductances. In particular, considering the small size of the transistor channel in comparison with the GSG pads incorporated for probing measurements, the parasitics could drastically degrade the corresponding AC performance. Such parasitics can be easily subtracted by performing an on-chip open/short de-embedding (Supporting Information S4) and the de-embedded h_{21} and U of the device can be deduced, which are plotted as the solid traces in Figure 3b. From the figure, the de-embedded f_t and f_{max} are found to be 165.5 and 45.4 GHz, respectively. The




Figure 3. RF characteristics of self-aligned InAs XOI MOSFETs on Si. (a) Measured S-parameters for a self-aligned InAs XOI RF transistor (dual channel with $L = 75 \text{ nm}$, $W = 50 \mu\text{m}$) from 40 MHz to 40 GHz. The transistor is biased at $V_{\text{GS}} = -2 \text{ V}$ and $V_{\text{DS}} = 0.7 \text{ V}$ for maximum performance. (b) As-measured (dash) and de-embedded (solid) current gain (h_{21}) and Mason's unilateral gain (U) derived from the S-parameters from 40 MHz to 40 GHz. The de-embedded current gain cutoff frequency is 165.5 GHz. (c,d) As-measured (dash) and de-embedded (solid) cutoff frequencies as a function of V_{DS} (c) and V_{GS} (d).

observed $f_t = 165.5 \text{ GHz}$ for a 75 nm long transistor represents the best frequency response currently achieved in III–V-based MOSFETs on silicon substrates. Furthermore, considering the fact that f_t is proportional to g_m , the ultimate performance (i.e., intrinsic f_t) of our self-aligned XOI RF transistor is projected to be $\sim 1.27 \text{ THz}$ when removing the effect of contact resistance. This projection is obtained by replacing g_m with the extracted g_{mi} of $3 \text{ mS}/\mu\text{m}$ from the DC measurements in the f_t equation.

We also note that f_{max} is lower than f_t for our devices, which can be attributed to the loss from the parasitic gate resistance. As shown in the Supporting Information (Figure S5), we have established a small-signal equivalent circuit model to extract the device parameters from the measured S-parameters and the values are summarized in Table 1. R_g is extracted to be 180Ω , which could limit the f_{max} performance according to eq 2. In the future, optimized multifinger layout design can be employed to minimize the gate resistance and further improve f_{max} of the transistors. Additionally, the intrinsic gain of our InAs XOI RF transistor is $g_m R_{\text{ds}} = 9.24$, which is high for such a small channel length.

The drain bias and gate bias dependency of the cutoff frequencies are studied and illustrated in Figure 3c,d, respectively. As the V_{DS} increases, the f_t and f_{max} peaks at 0.7 V , and then starts to decrease slightly (Figure 3c), which is likely resulted from the heating of the InAs membranes. Under various gate biases from -3 to -1 V , the f_t and f_{max} also vary and peak at $V_{\text{GS}} = -2 \text{ V}$ (Figure 3d). The variations of f_t and f_{max} follow the variation of g_m since they are directly proportional.

The XOI platform is also compatible with mechanically flexible substrates.^{22,23} As a demonstration, we report self-aligned InAs XOI MOSFETs fabricated on a bendable polyimide (PI) substrate. The fabrication process involves the spin coating and curing of polyimide (HD MicroSystems, Inc.

Table 1. Extracted Device Parameters for the InAs XOI RF Transistor Presented in Figure 3

g_m	R_s	R_d	R_g	R_{ds}	R_{NQS}	C_{gs}	C_{gd}	C_{ds}
14 mS	17.8 Ω	17.8 Ω	180 Ω	660 Ω	14.3 Ω	8.5 fF	4.8 fF	22.9 fF




Figure 4. RF characteristics of self-aligned InAs XOI MOSFETs on mechanically flexible substrates. (a) Photograph of self-aligned flexible InAs XOI MOSFETs fabricated on a polyimide substrate. Inset: schematic of the device. (b) I_{DS} – V_{GS} characteristics of a flexible device measured under various curvature radii at $V_{DS} = 0.1$ V. The average I_{on}/I_{off} ratio is ~ 100 and the average I_{on}/W is ~ 0.04 mA/ μ m at $V_{DS} = 0.1$ V. (c) Normalized on-state conductance (G/G_0) and maximum transconductance (g_m/g_{m0}) as a function of curvature radius. (d) Measured S-parameters for a device (dual channel with $L = 75$ nm, $W = 50$ μ m) from 100 MHz to 20 GHz. The transistor is biased at $V_{GS} = -2.3$ V and $V_{DS} = 0.6$ V for maximum performance. (e) As-measured (dash) and de-embedded (solid) h_{21} and U derived from the S-parameters from 100 MHz to 20 GHz. The de-embedded current gain cutoff frequency is 105 GHz.

PI-2525) onto a silicon handling wafer, resulting in a film thickness of ~ 12 μ m. Subsequently T-gate MOSFETs are fabricated using the process scheme described above, followed by deposition of a parylene passivation layer (thickness, 500 nm). Finally, the PI substrate is detached from the handling wafer after the fabrication is completed.^{12,38} It is important to point out that parylene passivation layer is used in order to encapsulate the devices to avoid the delamination of the InAs membranes from the substrate or the shortage between the gate and source/drain during the peel-off process.

An optical photograph of a PI substrate with self-aligned InAs RF MOSFETs is shown in Figure 4a. The device schematic is also shown. The devices show excellent mechanical robustness with minimal performance change under various curvature radii down to 4.8 mm (Figure 4b). The normalized on-state conductance (G/G_0) and maximum transconductance (g_m/g_{m0}) as a function of curvature radius are shown in Figure 4c, where g_{m0} and G_0 are the transconductance and on-state conductance in the relaxed state. The results indicate that the performance change is within 11% under all bending conditions tested. Furthermore, RF characterizations (Figure 4d,e) from 100 MHz to 20 GHz show that the flexible InAs MOSFET has an impressive de-embedded f_t of 105 GHz.

For practical mixed-signal integrated circuits, most of the modules such as digital signal processing (DSP), analog-to-digital converter (ADC), digital-to-analog converter (DAC), and IF-band amplifiers are typically operating at moderate frequencies (a few hundred MHz to low GHz). While power amplifiers (PA) and RF front-end such as low-noise amplifier

(LNA) and mixer may require a few transistors that can be operated at faster speeds (a few GHz to tens of GHz). In the future, one can envision flexible electronic systems based on a few InAs XOI MOSFETs on a small-area that are heterogeneously integrated with low-cost-material-based transistors on large-area substrates. This represents a high-performance yet cost-effective approach. Furthermore, our XOI platform is also universal to all types of III–V material systems. Therefore, despite the relatively low breakdown field and power handling capability of InAs due to its small bandgap, it is possible to heterogeneously integrate multiple III–V materials on the same substrate for different applications. For instance, it would be attractive to have an integrated system with InAs XOI transistors in the high-speed RF front-end such as low-noise amplifiers and mixers, and GaN³⁹ XOI transistors in components such as the power amplifiers.

In summary, RF performance of InAs XOI MOSFETs is explored through the use of self-aligned device geometry. Compared with graphene, which is another 2D material that has been widely studied for RF applications, the ultrathin III–V membranes used in this study exhibit comparable frequency response on Si substrate and in the meantime offer higher I_{on}/I_{off} . Although for RF applications, the requirement on I_{on}/I_{off} is more relaxed as compared to digital applications, low I_{on}/I_{off} still limits the possible applications such as high efficiency power amplifiers. Our well-established XOI platform, coupled with the self-aligned device design, could provide a viable and simple approach to enable heterogeneous integration of high-speed III–V transistors with silicon CMOS. It could also serve

as a foundation for ultrahigh speed flexible electronics for large bandwidth wireless communication applications.

■ ASSOCIATED CONTENT

Supporting Information

Details about the self-aligned XO1 MOSFET fabrication process (S1); contact resistance and intrinsic transconductance g_{mi} (S2); effect of contact anneal (S3); on-chip open/short de-embedding for intrinsic RF performance (S4); and small signal RF modeling to extract the device parameters from the measured S-parameters (S5). This material is available free of charge via the Internet at <http://pubs.acs.org>.

■ AUTHOR INFORMATION

Corresponding Author

*E-mail: ajavey@eecs.berkeley.edu.

Present Address

[†]Electrical Engineering, Chungnam National University, Daejeon, 305-764, South Korea.

Notes

The authors declare no competing financial interest.

■ ACKNOWLEDGMENTS

The device processing and characterization part of this work were funded by DARPA, MARCO/MSD, and Intel. The materials characterization part of this work was partially supported by the Director, Office of Science, Office of Basic Energy Sciences, Materials Sciences and Engineering Division, of the U.S. Department of Energy under Contract No. DE-AC02-05CH11231. A.J. acknowledges support from the World Class University program at Sunchon National University and a Sloan Fellowship. S.K. acknowledges support from AFOSR FA9550-10-1-0113 and the KRISS-GRL program.

■ REFERENCES

- (1) Lee, S.; Jagannathan, B.; Narasimha, S.; Chou, A.; Zamdmer, N.; Johnson, J.; Williams, R.; Wagner, L.; Kim, J.; Plouchart, J. O.; Pekarik, J.; Springer, S.; Freeman, G. *IEDM Tech. Dig.* **2007**, 255–258.
- (2) Li, S.; Yu, Z.; Yen, S.; Tang, W.; Burke, P. *Nano Lett.* **2004**, *4*, 753–756.
- (3) Kocabas, C.; Kim, H.; Banks, T.; Rogers, J.; Pesetski, A.; Baumgardner, J.; Krishnaswamy, S.; Zhang, H. *Proc. Natl. Acad. Sci. U.S.A.* **2008**, *105*, 1405–1409.
- (4) Louarn, A.; Kapche, F.; Bethoux, J.-M.; Happy, H.; Dambrine, G.; Derycke, V.; Chenevier, P.; Izard, N.; Goffman, M. F.; Bourgoïn, J.-P. *Appl. Phys. Lett.* **2007**, *90*, 233108.
- (5) Nougaret, L.; Happy, H.; Dambrine, G.; Derycke, V.; Bourgoïn, J.-P.; Green, A. A.; Hersam, M. C. *Appl. Phys. Lett.* **2009**, *94*, 243505.
- (6) Rutherglen, C.; Jain, D.; Burke, P. *Nat. Nanotechnol.* **2009**, *4*, 811–819.
- (7) Wang, C.; Badmaev, A.; Jooyai, A.; Bao, M.; Wang, K. L.; Galatsis, K.; Zhou, C. *ACS Nano* **2011**, *5*, 4169–4176.
- (8) Lin, Y.-M.; Dimitrakopoulos, C.; Jenkins, K. A.; Farmer, D. B.; Chiu, H.-Y.; Grill, A.; Avouris, Ph. *Science* **2010**, *327*, 662.
- (9) Wu, Y.; Lin, Y.-M.; Bol, A. A.; Jenkins, K. A.; Xia, F.; Farmer, D. B.; Zhu, Y.; Avouris, Ph. *Nature* **2011**, *472*, 74–78.
- (10) Lin, Y.-M.; Valdes-Garcia, A.; Han, S.; Farmer, D. B.; Meric, I.; Sun, Y.; Wu, Y.; Dimitrakopoulos, C.; Grill, A.; Avouris, Ph.; Jenkins, K. A. *Science* **2011**, *332*, 1294–1297.
- (11) Liao, L.; Lin, Y.; Bao, M.; Cheng, R.; Bai, J.; Liu, Y.; Qu, Y.; Wang, K. L.; Huang, Y.; Duan, X. *Nature* **2010**, *467*, 305–308.
- (12) Takahashi, T.; Takei, K.; Adabi, E.; Fan, Z.; Niknejad, A. M.; Javey, A. *ACS Nano* **2010**, *4*, 5855–5860.

- (13) Vandenbrouck, S.; Madjour, K.; Theron, D.; Dong, Y. J.; Li, Y.; Lieber, C. M.; Gaquiere, C. *IEEE Electron Device Lett.* **2009**, *30*, 322–324.
- (14) Egard, M.; Johansson, S.; Johansson, A.-C.; Persson, K.-M.; Dey, A. W.; Borg, B. M.; Thelander, C.; Wernersson, L.-E.; Lind, E. *Nano Lett.* **2010**, *10*, 809–812.
- (15) del Alamo, J. A. *Nature* **2011**, *479*, 317–323.
- (16) Kim, D.; del Alamo, J. A. *IEEE Electron Device Lett.* **2008**, *29*, 830–833.
- (17) Kim, D.; del Alamo, J. A. *IEEE Electron Device Lett.* **2010**, *31*, 806–808.
- (18) Hudait, M. K.; Dewey, G.; Datta, S.; Fastenau, J. M.; Kavalieros, J.; Liu, W. K.; Lubyshev, D.; Pillarisetty, R.; Rachmady, W.; Radosavljevic, M.; Rakshit, T.; Chau, R. *IEDM Tech. Dig.* **2007**, 625–628.
- (19) Radosavljevic, M.; Chu-Kung, B.; Corcoran, S.; Dewey, G.; Hudait, M. K.; Fastenau, J. M.; Kavalieros, J.; Liu, W. K.; Lubyshev, D.; Metz, M.; Millard, K.; Mukherjee, N.; Rachmady, W.; Shah, U.; Chau, R. *IEDM Tech. Dig.* **2009**, 1–4.
- (20) Radosavljevic, M.; Dewey, G.; Fastenau, J. M.; Kavalieros, J.; Kotlyar, R.; Chu-Kung, B.; Liu, W. K.; Lubyshev, D.; Metz, M.; Millard, K.; Mukherjee, N.; Pan, L.; Pillarisetty, R.; Rachmady, W.; Shah, U.; Chau, R. *IEDM Tech. Dig.* **2010**, 6.1.1–6.1.4.
- (21) Ko, H.; Takei, K.; Kapadia, R.; Chuang, S.; Fang, H.; Leu, P. W.; Ganapathi, K.; Plis, E.; Kim, H. S.; Chen, S.-Y.; Madsen, M.; Ford, A. C.; Chueh, Y.-L.; Krishna, S.; Salahuddin, S.; Javey, A. *Nature* **2010**, *468*, 286–289.
- (22) Rogers, J. A.; Lagally, M. G.; Nuzzo, R. G. *Nature* **2011**, *477*, 45–53.
- (23) Yoon, J.; Jo, S.; Chun, I. S.; Jung, I.; Kim, H.-S.; Meitl, M.; Menard, E.; Li, X.; Coleman, J. J.; Paik, U.; Rogers, J. A. *Nature* **2010**, *465*, 329–333.
- (24) Takei, K.; Chuang, S.; Fang, H.; Kapadia, R.; Liu, C.-H.; Nah, J.; Kim, H. S.; Plis, E.; Krishna, S.; Chueh, Y.-L.; Javey, A. *Appl. Phys. Lett.* **2011**, *99*, 103507.
- (25) Fang, H.; Chuang, S.; Takei, K.; Kim, H. S.; Plis, E.; Liu, C.-H.; Krishna, S.; Chueh, Y.-L.; Javey, A. *IEEE Electron Device Lett.* **2012**, *33*, 504–506.
- (26) Takei, K.; Madsen, M.; Fang, H.; Kapadia, R.; Chuang, S.; Kim, H. S.; Liu, C.-H.; Plis, E.; Nah, J.; Krishna, S.; Chueh, Y.-L.; Guo, J.; Javey, A. *Nano Lett.* **2012**, *12*, 2060–2066.
- (27) Chimot, N.; Derycke, V.; Goffman, M. F.; Bourgoïn, J. P.; Happy, H.; Dambrine, G. *Appl. Phys. Lett.* **2007**, *91*, 153111.
- (28) Sire, C.; Ardiaca, F.; Lepilliet, S.; Seo, J. T.; Hersam, M. C.; Dambrine, G.; Happy, H.; Derycke, V. *Nano Lett.* **2012**, *12*, 1184–1188.
- (29) Ahn, J. H.; Kim, H.-S.; Lee, K. J.; Zhu, Z.; Menard, E.; Nuzzo, R. G.; Rogers, J. A. *IEEE Electron Device Lett.* **2006**, *27*, 460–462.
- (30) Yuan, H.-C.; Ma, Z. *Appl. Phys. Lett.* **2006**, *89*, 212105.
- (31) Sun, Y.; Menard, E.; Rogers, J. A.; Kim, H.-S.; Kim, S.; Chen, G.; Adesida, I.; Dettmer, R.; Cortez, R.; Tewksbury, A. *Appl. Phys. Lett.* **2006**, *88*, 183509.
- (32) Takahashi, T.; Takei, K.; Adabi, E.; Fan, Z.; Niknejad, A. M.; Javey, A. *ACS Nano* **2010**, *4*, 5855–5860.
- (33) Badmaev, A.; Che, Y.; Li, Z.; Wang, C.; Zhou, C. *ACS Nano* **2012**, *6*, 3371–3376.
- (34) Sze, S. M. *Physics of semiconductor devices*; Wiley: New York, 1981.
- (35) Brennan, K.; Hess, K. *Solid-State Electron.* **1984**, *27*, 347–357.
- (36) Shi, J.; Wichmann, N.; Roelens, Y.; Bollaert, S. *Appl. Phys. Lett.* **2011**, *99*, 203505.
- (37) Chueh, Y.-L.; Ford, A. C.; Ho, J. C.; Jacobson, Z. A.; Fan, Z.; Chen, C.-Y.; Chou, L.-J.; Javey, A. *Nano Lett.* **2008**, *8*, 4528–4533.
- (38) Takei, K.; Takahashi, T.; Ho, J. C.; Ko, H.; Gillies, A. G.; Leu, P. W.; Fearing, R. S.; Javey, A. *Nat. Mater.* **2010**, *9*, 821–826.
- (39) Sun, H.; Alt, A. R.; Benedickter, H.; Bolognesi, C. R.; Feltn, E.; Carlin, J.-F.; Gonschorek, M.; Grandjean, N. *Appl. Phys. Express* **2010**, *3*, 094101.

Self-Aligned, Extremely High Frequency III-V Metal-Oxide-Semiconductor Field-Effect Transistors on Rigid and Flexible Substrates

Chuan Wang^{1,2,3}, Jun-Chau Chien¹, Hui Fang^{1,2,3}, Kuniharu Takei^{1,2,3}, Junghyo Nah^{1,2,3,†}, E. Plis⁴, Sanjay Krishna⁴, Ali M. Niknejad¹, and Ali Javey^{1,2,3,}*

¹*Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720*

²*Berkeley Sensor and Actuator Center, University of California, Berkeley, CA 94720*

³*Materials Sciences Division, Lawrence Berkeley National Laboratory, Berkeley, CA 94720*

⁴*Electrical and Computer Engineering, University of New Mexico, Albuquerque, NM, 87106*

**Corresponding author: ajavey@eecs.berkeley.edu*

† Present Address: Electrical Engineering, Chungnam National University, Daejeon, 305-764, South Korea

Supporting Information

S1. Details about the self-aligned XOI MOSFET fabrication process

The fabrication process for the self-aligned XOI MOSFET is illustrated in Figure S1. The GaSb source wafer with 15-nm-thick InAs and 60-nm-thick $\text{Al}_{0.2}\text{Ga}_{0.8}\text{Sb}$ sacrificial layer grown by molecular beam epitaxy (MBE) is patterned and etched into microribbons using previously reported process conditions.¹ The AlGaSb layer is then selectively wet etched using NH_4OH solution to achieve freestanding InAs active layers, which are subsequently transferred onto the target substrate using a PDMS slab. On top of the transferred InAs microribbons, Ti/Au (5/35 nm) probing pads are first patterned using photolithography and lift-off processes. T-shaped gate is then patterned using electron beam (e-beam) lithography with a bilayer e-beam resist of Poly(methyl methacrylate) (PMMA) and copolymer P(MMA-MAA), which has higher exposure sensitivity than PMMA. The gate stack is subsequently formed using a lift-off process with 10 nm of high- κ ZrO_2 dielectric deposited by low-temperature (130 °C) atomic layer deposition (ALD) and 110 nm of Al deposited using e-beam evaporation. As a final step, an opening window is patterned across the channel region using e-beam lithography and 20 nm Ni is deposited to allow the formation of self-aligned S/D contacts due to the shadow effect from the T-shaped gate.




Figure S1. Schematic illustration of the self-aligned XOI MOSFET fabrication process.

S2. Contact resistance and intrinsic transconductance g_{mi}

I_{DS} - V_{GS} curves saturate at V_{GS} larger than -0.5 V, which is resulted from the source/drain series resistance. The total output resistance (R_{SD}) is calculated to be $\sim 1.8 \text{ k}\Omega\cdot\mu\text{m}$ for all V_{DS} biases (gray dashed lines in Figure S2a). The series resistance works like a source degeneration resistor and reduces g_m of the transistor. By excluding the effect of the source/drain series resistance, we can deduce the intrinsic transconductance (g_{mi}) of the transistor using the relation $g_{mi} = g_m / (1 - g_m R_S - g_d R_{SD})$. In this relation, g_m values are taken from Figure 2d, $R_S = 900 \text{ }\Omega\cdot\mu\text{m}$ is one half of R_{SD} , and g_d is the output conductance (Figure S2b and c), which is obtained by taking derivative of the output (I_{DS} - V_{DS}) characteristics shown in Figure 2b. Using the above values, g_{mi} under various V_{GS} biases are extracted as shown in Figure S2d. The maximum g_{mi} at $V_{DS} = 0.5 \text{ V}$ is $\sim 3 \text{ mS}/\mu\text{m}$, which is much higher than the extrinsic value of $0.39 \text{ mS}/\mu\text{m}$. This indicates the potential of further improvement of our device performance by reducing the contact resistances. If a device transconductance close to g_{mi} is experimentally achieved, the self-aligned XOI MOSFETs can potentially be operated at above-terahertz regime.




Figure S2. (a) I_{DS} - V_{GS} characteristics of a self-aligned InAs XOI MOSFET showing the near-saturation of the current at $V_{GS} > -0.5$ V. (b) Output conductance g_{DS} as a functional of V_{DS} . (c) g_{DS} as a function of V_{GS} evaluated at $V_{DS} = 0.5$ V. (d) Intrinsic transconductance g_{mi} as a function of V_{GS} evaluated at $V_{DS} = 0.5$ V.

S3. Effect of contact anneal

We have studied the contact resistance of Ni-InAs junction as a function of InAs thickness using transmission line method (TLM)², with and without thermal annealing at 300 °C for 1 min. The devices explored in this work have gate-first structure as opposed to S/D-first. As a result, Ni S/D contact annealing cannot be performed due to the gate stack degradation. In the future, gate/gate dielectric materials with higher thermal budget can be selected and the annealing process can be further optimized to reduce the contact resistance of the self-aligned T-gate transistors in order to further improve the experimental g_m .




Figure S3. Contact resistance as a function of InAs thickness before and after annealing in N₂ environment at 300 °C.

S4. On-chip open/short de-embedding

We have performed an open/short de-embedding in order to remove the parasitic capacitances and inductances of the probing pads. The de-embedding is done by on-chip probing measurements, where the open/short structures are fabricated together with the device-under-test (DUT), and with exactly the same dimensions. The optical microscope images for the short and open structures are shown in Figure S4b and c, respectively. The as-measured S-parameters of the device, open, and short are converted to Y-parameters, and the intrinsic Y-parameters of the DUT are deduced using the following equation

$$Y_{DUT_Intrinsic} = ((Y_{DUT} - Y_{open})^{-1} - (Y_{short} - Y_{open})^{-1})^{-1}$$

The intrinsic S-parameters are then in turn converted back from the intrinsic Y-parameters, which are used to deduce the de-embedded h_{21} and U of the transistor.




Figure S4. Open/short de-embedding. (a) As-measured S_{11} and S_{22} of the open and short structures. (b,c) Optical microscope images of the on-chip open (b) and short (c) structures used for the de-embedding.

S5. Small signal RF modeling to extract the device parameters from the measured S -parameters

In order to provide insight into the device performance over the measured frequency range, a π -model is established to create a small-signal equivalent circuit for the InAs XOI RF transistor as shown in Figure S5. To extract the component values in the model, the measured S -parameters are converted to Y -parameters first and the following equations are used to extract each component value:

$$y_{in} = y_{11} + y_{12}$$

$$y_{out} = y_{22} + y_{12}$$

$$g_m = -\text{Re}(y_{21})$$

$$C_{gd} = -\text{Im}(y_{12})/2\pi f$$

$$C_{in} = \text{Im}(y_{in})/2\pi f$$

$$R_{in} = 1/\text{Re}(y_{in})$$

$$C_{gs} = C_{in}/(1+Q_{in}^2)$$

$$R_g = R_{in}/(1+Q_{in}^2)$$

$$Q_{in} = \text{Im}(y_{in})/\text{Re}(y_{in})$$

$$C_{ds} = \text{Im}(y_{out})/2\pi f$$

$$R_{ds} = 1/\text{Re}(y_{out})$$

$$R_{NQS} = 1/5g_m$$

R_s and R_d are extracted from the DC $I_{DS}-V_{GS}$ characteristics and R_{NQS} models the quasi-static behavior of the transistor due to distributed channel resistance. The extracted component values are summarized in Table 1 of the paper.




Figure S5. Small-signal equivalent circuit model for the InAs XOI RF transistor.

The RF measurement results show that f_{\max} is lower than f_T considerably, which is primarily due to high loss from the gate resistance. The gate resistance to the first order can be estimated based on the dimension of the T-gate geometry and the conductivity of the material. In this specific design, the gate finger is $80 \mu\text{m}$ with a foot length, tip length, and gate height equal 75, 244, and 110 nm, respectively. If a bulk conductivity of $28.2 \text{ n}\Omega\cdot\text{m}$ is used for aluminium, the calculated gate resistance is around 128.6Ω , which is close to the extracted gate resistance from the S -parameter measurements as shown in Table 1. It is important to note that f_{\max} can be significantly improved in the future if a multi-finger layout is employed.

References

- (1) Ko, H.; Takei, K.; Kapadia, R.; Chuang, S.; Fang, H.; Leu, P. W.; Ganapathi, K.; Plis, E.; Kim, H. S.; Chen, S.-Y.; Madsen, M.; Ford, A. C.; Chueh, Y.-L.; Krishna, S.; Salahuddin, S.; Javey, A. *Nature* **2010**, 468, 286–289.
- (2) K. Takei, H. Fang, S. B. Kumar, R. Kapadia, Q. Gao, M. Madsen, H. S. Kim, C.-H. Liu, Y.-L. Chueh, E. Plis, S. Krishna, H. A. Bechtel, J. Guo, A. Javey, *Nano Letters* **2011**, 11, 5008–5012.