# High- $\kappa$ dielectrics for advanced carbonnanotube transistors and logic gates

# ALI JAVEY<sup>1</sup>, HYOUNGSUB KIM<sup>2</sup>, MARKUS BRINK<sup>3</sup>, QIAN WANG<sup>1</sup>, ANT URAL<sup>1</sup>, JING GUO<sup>4</sup>, PAUL MCINTYRE<sup>2</sup>, PAUL MCEUEN<sup>3</sup>, MARK LUNDSTROM<sup>4</sup> AND HONGJIE DAI<sup>\*1</sup>

<sup>1</sup>Department of Chemistry, <sup>2</sup>Department of Materials Science and Engineering, Stanford University, California 94305, USA <sup>3</sup>Department of Physics, Cornell University, Ithaca, New York 14853, USA

Department of Flysics, content on versity, funded, new fork 14655, USA

 $^4$ School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907, USA

\*e-mail: hdai1@stanford.edu

Published online: 17 November 2002; doi: 10.1038/nmat769

The integration of materials having a high dielectric constant (high- $\kappa$ ) into carbon-nanotube transistors promises to push the performance limit for molecular electronics. Here, high- $\kappa$ (~25) zirconium oxide thin-films (~8 nm) are formed on top of individual single-walled carbon nanotubes by atomic-layer deposition and used as gate dielectrics for nanotube fieldeffect transistors. The p-type transistors exhibit subthreshold swings of S ~ 70 mV per decade, approaching the room-temperature theoretical limit for field-effect transistors. Key transistor performance parameters, transconductance and carrier mobility reach 6,000 S m<sup>-1</sup> (12 µS per tube) and 3,000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> respectively. N-type field-effect transistors obtained by annealing the devices in hydrogen exhibit S ~ 90 mV per decade. High voltage gains of up to 60 are obtained for complementary nanotubebased inverters. The atomic-layer deposition process affords gate insulators with high capacitance while being chemically benign to nanotubes, a key to the integration of advanced dielectrics into molecular electronics.

insulators for silicon devices<sup>1</sup>. The relatively low  $\kappa$  of SiO<sub>2</sub> (at 3.9) limits its use in transistors as gate lengths scale down to tens of nanometres. High- $\kappa$  gate insulators afford high capacitance without relying on ultra-small film thickness, thus allowing for efficient charge injection into transistor channels and meanwhile reducing direct-tunnelling leakage currents. This has motivated intense research in the synthesis and device integration of high- $\kappa$  films— $\kappa \sim 20$ –30, for example, in zirconium oxide (ZrO<sub>2</sub>) and hafnium oxide (HfO<sub>2</sub>)<sup>2,3</sup>—an area that is at one of the forefronts of materials science and semiconductor electronics<sup>4</sup>.

Molecular electronics is an emerging area with a goal of using molecular materials as core device components. An advantage is that molecular structures are small in size, surpassing structures attainable by top-down lithography, and could therefore be essential to miniaturization. Yet, a wide-open question is whether molecular materials could bring about higher device performance than conventional electronic materials, especially for the most basic and widely used device units, field-effect transistors (FETs). The intrinsic electrical properties of molecular materials combined with advanced gate dielectrics may open a new route to advanced miniature fieldeffect devices.

Single-walled carbon nanotubes (SWNTs) are wires with molecular-scale diameters (~1 nm), and individual semiconducting SWNTs have been actively explored to construct nanotube FETs<sup>5</sup>. One of the promises of SWNTs for transistors is the high carrier mobility<sup>6-10</sup>, because electrical transport in high-quality nanotubes can be ballistic<sup>11–13</sup>. In terms of gating of nanotubes, the most widely used gate structure has been macroscopic, doped Si substrates as back-gates and thermally grown SiO<sub>2</sub> as gate dielectrics<sup>6,14,15</sup>. Several new gate structures have been developed for nanotubes, including bottom aluminium gates with subnanometre-thick native Al<sub>2</sub>O<sub>3</sub> dielectrics<sup>16</sup>, top-gates with SiO<sub>2</sub> dielectrics<sup>18</sup> and electrochemical gates with an aqueous electrolyte solution as dielectrics<sup>8</sup>. These works have produced progressively improving nanotube transistor characteristics. For instance, the



**Figure 1 Integrating high-***x* **dielectrics into molecular transistors. a**, Sideview of a SWNT-FET with ALD-ZrO<sub>2</sub> as the gate dielectrics (source S, and drain, D electrodes). The nominal thickness of ZrO<sub>2</sub> used for our FETs is 8 nm. The thickness of thermally grown SiO<sub>2</sub> on the Si substrate is 500 nm. **b**, Scanning electron microscopy (SEM) image of a ZrO<sub>2</sub>/SWNT-FET viewed from the top. An individual SWNT can be seen with the ZrO<sub>2</sub> film on top. The gated length of the nanotube ~2  $\mu$ m. **c**, Cross-section transmission electron microscopy (TEM) image of a 8 nm ZrO<sub>2</sub> deposited by atomic layer deposition on ~1.4 nm thermally grown SiO<sub>2</sub>. **d**, TEM image of the cross-section of a SWNT on SiO<sub>2</sub> with conformal coating of 4-nm-thick ZrO<sub>2</sub>. The circular region at the ZrO<sub>2</sub>-SiO<sub>2</sub> interface is the cross-section of a nanotube that exhibits light contrast in the TEM.

subthreshold swing (*S*), a parameter key to the scaling of FETs has reached S ~ 130 mV per decade for top-gated nanotubes<sup>17</sup>, and  $S \sim 80 \text{ mV}$  per decade for solution-gated SWNTs<sup>8</sup>.

Here, we report the integration of thin films (~8 nm) of ZrO<sub>2</sub> high- $\kappa$  dielectrics ( $\kappa \sim 25$ ) into SWNT-FETs. The atomic-layer deposition (ALD) process<sup>3,19</sup> used for ZrO<sub>2</sub> is benign to nanotubes, that is, it does not destroy their electrical properties. The high capacitance of ZrO<sub>2</sub> dielectrics affords subthreshold swings of S ~ 60–80 mV per decade for p-type ZrO<sub>2</sub>/SWNT-FETs and S ~ 90–100 mV per decade for n-type FETs. The transconductance of these transistors reach ~6,000 S m<sup>-1</sup> (normalized by the width of nanotubes), exceeding that achieved for silicon devices. High carrier mobilities in the ZrO<sub>2</sub>/SWNT-FETs of the order of ~3,000 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> are observed. Further, complementary inverters exhibiting voltage gains of up to 60 (the highest reported to date for nanotube-based logic gates) are obtained.

The devices used in this work were composed of individual semiconducting SWNTs synthesized by chemical vapour deposition  $(CVD)^{20}$ , bridging metal source (S) and drain (D) electrodes (of spacing ~3 µm) on SiO<sub>2</sub>/Si substrates. A ZrO<sub>2</sub> dielectric layer with nominal thickness of 8 nm was formed by ALD<sup>3,19</sup> on top of an array of SWNT-FETs<sup>9</sup> (with a common Si back-gate), followed by patterning local top-gates (2 µm wide) located between the S and D electrodes for each of the transistors (Fig. 1a,b and Methods). The quality of ZrO<sub>2</sub> films was investigated by transmission electron microscopy (TEM). Crosssectional TEM revealed excellent crystallinity of ZrO<sub>2</sub> film on SiO<sub>2</sub> substrate (Fig. 1c) and coverage of ZrO<sub>2</sub> on the SWNTs (Fig. 1d).

We have carried out systematic electrical transport measurements of more than 30 ZrO<sub>2</sub>/SWNT-FETs obtained from different batches of chips that experienced independent nanotube growth, fabrication and  $ZrO_{2}$  ALD processes. Figure 2a shows the typical current ( $I_{ds}$ ) versus gate voltage (V<sub>gs</sub>) characteristics for an as-made (p-type) SWNT transistor when back-gated through a 500-nm-thick SiO<sub>2</sub> layer (circles), and when top-gated through a ZrO<sub>2</sub> dielectric layer (solid line). A drastic difference is the subthreshold swing S, defined as  $S = \ln(10)[dV_{ss}/d(\ln I_{ds})]$  (ref. 21). With back-gate and a SiO<sub>2</sub> dielectric 500 nm thick, the device exhibits a subthreshold swing of  $S \sim 1-2$  V per decade. With top-gate and a  $ZrO_2$  dielectric 8 nm thick,  $S \sim 70$  mV per decade; up to five orders of magnitude change in current is observed for a top-gate voltage change of ~0.4 V (Fig. 2b). Subthreshold swings for all of our p-type ZrO<sub>2</sub>/SWNT-FETs are reproducibly measured in the S=70–100 mV per decade range for various bias voltages  $V_{ds}$  = -0.01 to -1 V (Fig. 2b). Importantly, the tunnelling leak current through the ~8-nm-thick ZrO<sub>2</sub> dielectric layer is negligible in the range of gate voltages of  $\leq 3 V$  (Fig. 2d).

The subthreshold swing is a key parameter to transistor miniaturization. A small *S* is desired for low threshold voltage and low-power operation for FETs scaled down to small sizes<sup>22</sup>. Within the model for metal oxide semiconductor FETs (MOSFETs)<sup>21</sup>, *S* is determined by  $S=\ln(10)[dV_{gs}/d(\ln I_{ds})] = (k_B T/e)\ln(10)(1+\alpha)$ , where *T* is temperature,  $k_B$  is Boltzmann's constant, *e* is the elementary charge and  $\alpha$  depends on capacitances in the device and is ~0 when the gate capacitance is much higher than other capacitances. The lowest theoretical limit for *S* is therefore  $S = (k_B T/e)\ln(10) \approx 60$  mV per decade at room temperature<sup>21</sup>. Intense effort has been made to reach this limit for Si-based devices, and new types of transistor schemes have been sought to overcome this barrier. In this regard, the *S* of 70 mV per decade reached by our ZrO<sub>2</sub>/SWNT-FETs are significant.

Figure 2c shows typical current versus source-drain bias voltage curves  $(I_{ds}-V_{ds})$  under various gate voltages  $V_{gs}$  in steps of 0.1 V for the  $ZrO_2/SWNT$  transistors. The shapes of the  $I_{ds}-V_{ds}$  curves closely resemble those of conventional p-MOSFETs, exhibiting linear triode regions at low  $V_{ds}$ , and saturation regions at higher  $V_{ds}$ . The MOSFET square law model<sup>21</sup> seems to fit the  $I_{ds}$ - $V_{ds}$  characteristics of our devices very well<sup>23</sup>. In the saturation regions of the  $I_{ds}$ - $V_{ds}$  curves, we deduce a transconductance of  $g_{\rm m} = dI_{\rm ds}/dV_{\rm gs}|_{V{\rm ds} = -1.2 \text{ V}} = 12 \text{ }\mu\text{S}$ . Normalized by the width of the nanotube  $d \sim 2$  nm, a transconductance of 6,000 S m<sup>-1</sup> is obtained. A fair comparison between our nanotube FETs and Si-based devices turns out to be non-trivial due to the quasi-onedimensional nature of SWNTs. The apparent diameter-normalized transconductance for our device is about 10 times higher than that in p-type crystalline Si. However, this normalization requires justification. As pointed out by theory, the effective device width for a nanotube transistor should be about twice the nanotube diameter  $2d \sim$ 4 nm, that is the effective gate-width because the charge distribution on the gate plane spreads over a larger width than the tube diameter<sup>24</sup>.



**Figure 2** Characteristics of a p-type SWNT-FET with high- $\kappa$  gate insulator. a,  $l_{ds}-V_{gs}$  curves recorded under  $V_{ds} = -100$  mV with bottom Si/SiO<sub>2</sub> gate (circles) and top-gate/ZrO<sub>2</sub> (solid curve) respectively. The bottom-gate was grounded during top-gate operation of our transistors throughout this work. b,  $l_{ds}-V_{gs}$  curves recorded with top-gate/ZrO<sub>2</sub> at bias voltages of  $V_{ds} = -10$  mV, -0.1 V and -1 V, respectively. c,  $l_{ds}-V_{ds}$  curves of the FET recorded for various top-gate voltages at 0.1 V steps. d, Gate leak current versus top-gate voltage. The leak current is negligible (at the pA level) until  $V_{ds} > 3$  V.

This has important consequences when packing parallel nanotubes for transistors<sup>24,25</sup>. Taking the effective width of our devices to be ~2*d*, we derive a transconductance of 3,000 S m<sup>-1</sup>, which is still well above that achieved in the state-of-the-art Si MOSFETs (~800 S m<sup>-1</sup> for the Intel 60 nm transistor<sup>26,27</sup>). This is a significant result because high transconductance is critical to the performance of transistors and voltage gains of transistor-based devices including amplifiers and logic gates.

To further analyse the performance parameters for the ZrO<sub>2</sub>/SWNT-FETs, we first consider the gate capacitance. For a quasione-dimensional SWNT channel, the electrostatic gate-coupling capacitance has a logarithmic dependence on the thickness of the dielectric layer<sup>28</sup>,  $C_{g_ZrO2} = 2\pi\varepsilon\varepsilon_0 L/[\cosh^{-1}(h/r)] \approx 2\pi\varepsilon\varepsilon_0 L/\ln(2h/r)$ where the ZrO<sub>2</sub> dielectric constant  $\varepsilon \sim 25$  and thickness h = 8 nm. For a nanotube with gated length of  $L \sim 2$  µm and radius  $r \sim 1$  nm, the electrostatic capacitance  $C_{g_ZrO2} = 1.1$  fF (unit length capacitance 5 pF cm<sup>-1</sup>). This capacitance is slightly higher than the quantum capacitance of the 2 µm gated nanotube  $C_{g_Q} = 0.8$  fF (unit length quantum capacitance 4 pF cm<sup>-1</sup>)<sup>8,24</sup>. The total gate capacitance is then  $C_{g_s} = (C_{g_ZrO2}C_{g_Q})/(C_{g_ZrO2} + C_{g_Q}) = 0.46$  fF. We borrow the standard transistor model to analyse the carrier mobilities in our devices. In the low-bias linear-triode regions of the  $I_{ds}$ – $V_{ds}$  curves, the hole mobility  $\mu_h$  can be deduced from<sup>21</sup>  $g_{ds} = I_{ds}/V_{ds} = 2K(V_{gs}-V_T)$ , where  $g_{ds}$  is the zerobias conductance, K is the conductivity parameter given by  $K = \mu_h C_{gs}/2L^2$ , and  $V_T = 1$  V is the threshold gate voltage for the device. Alternatively, we derive the carrier mobility from the saturation regions of the  $I_{ds}$ – $V_{ds}$  curve by  $I_{ds} = K(V_{gs}-V_T)^2$ . Both methods yield  $\mu_h \sim 3,000$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, which is about 8 times higher than that in p-type bulk crystalline Si (~450 cm<sup>2</sup>V<sup>-1</sup> s<sup>-1</sup>). Further, in an actual Si MOSFET, the hole-mobility is about half of that of bulk Si due to surface roughness scattering.

We note that our device differs from previous nanotube transistors in that the top gate covers a ~2-µm-long segment of the SWNT instead of the full length between the S and D electrodes. Despite this difference, the apparent transistor performance parameters can be compared



**Figure 3 Characteristics of an n-type SWNT-FET with high-***x* **gate insulator.** a,  $I_{ds}$ - $V_{qs}$  curve for a device recorded under a  $V_{ds}$  = 10 mV bias. b,  $I_{ds}$ - $V_{ds}$  curves for the device at various top-gate voltages. Note that the top-gate can act like a side-gate to the ungated sections (see the SEM image of the device structure in Fig. 1b) for n-gating of these sections, but not with high efficiency. The n-type devices obtained by annealing in hydrogen recover to p-type after exposure to air for about one day. This indicates that the 8-nm-thick ZrO<sub>2</sub> does not completely block oxygen (without the ZrO<sub>2</sub> coating, our back-gated devices recover to p-type in ~1 h).

because they are extracted from transport data in similar manners as for earlier devices. The subthreshold swing for our ZrO<sub>2</sub>/SWNT-FETs is  $S \sim 70$  mV per decade, superior to devices with bottom gates and Al<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> dielectrics ( $S \sim 180$  mV per decade<sup>16</sup> and 400 mV per decade<sup>18</sup> respectively), and to those with top-gates through SiO<sub>2</sub> ( $S \sim 130$  mV per decade<sup>17</sup>). In aqueous electrolyte solutions, the high dielectric constant of water ( $\kappa \sim 80$ ) affords subthreshold swings of  $S \sim 80$  mV per decade<sup>8</sup>. SWNT Schottky barrier FETs have been reported with HfO<sub>2</sub> ( $\kappa \sim 7$ ) dielectrics and  $S \sim 120$ –130 mV per decade<sup>29</sup>. The diameter-normalized transconductance of 6,000 S m<sup>-1</sup> for our ZrO<sub>2</sub>/SWNT-FETs is the highest among solid-state gated-tube devices. Transconductance normalized in the same manner for top-gated SiO<sub>2</sub> (layer thickness 15 nm)/SWNT-FETs is ~2,300 S m<sup>-1</sup> (ref. 17), and 300 S m<sup>-1</sup> for bottom-gated Al<sub>2</sub>O<sub>3</sub>/SWNT-FETs<sup>16</sup>. Also, the mobility measured in our devices is among the best for SWNT-FETs gated by global back-gates and electrolytes<sup>6–10</sup>.

It is not likely that our devices operate as Schottky barrier FETs as suggested for fully gated SWNTs<sup>29-31</sup>. Because our top-gate is directly on top of the gated-tube section and ~0.5  $\mu$ m away from the S/D metal contacts, switching of our device should be dominated by carrier depletion along the bulk length of the nanotube, not by change of Schottky barriers at the S/D contacts. The extracted carrier mobility for our devices involves resistance within the nanotube.

The high- $\kappa$ ZrO<sub>2</sub> gate insulator affords high gate capacitance critical to the small subthreshold swings and high transconductance. Comparatively, for SiO<sub>2</sub> dielectrics, to obtain an electrostatic coupling capacitance approaching the quantum capacitance of an SWNT, an ultra-thin 1–2 nm SiO<sub>2</sub> layer is required because the electrostatic coupling capacitance logarithmically depends on thickness. The thin SiO<sub>2</sub> causes substantial leakage currents, a problem well-known in conventional transistor scaling<sup>32</sup>. Thus far, the thinnest SiO<sub>2</sub> dielectric layers used for nanotube transistors are 15–20 nm, and the subthreshold swings observed are  $S \sim 130$  mV per decade<sup>17</sup>.

Carrier mobility is a parameter intrinsic to materials properties. It is important to note that the ZrO<sub>2</sub> deposited on top of SWNTs by ALD is benign and does not destroy nanotubes, and in fact does not significantly reduce the apparent carrier mobility by introducing a high density of scattering sites. Also important is that the typical ON-state resistance of the ZrO<sub>2</sub>/SWNT-FETs is ~100–500 kΩ, similar to those that did not undergo ZrO<sub>2</sub> ALD<sup>6.8</sup>. The compatibility of ALD with nanotubes, which was not obvious at first considering the oxidative H<sub>2</sub>O and ion species involved in ALD at 300 °C, is key to fabrication of integrated SWNT/high- $\kappa$  dielectrics devices. As an aside, we found that several thin-film deposition methods are incompatible with nanotubes. Deposition of SiO<sub>2</sub> on nanotubes by sputtering or plasma-enhanced CVD resulted in complete loss of electrical connection in our SWNT devices.

The as-made p-type ZrO<sub>2</sub>/SWNT-FETs are converted to n-type transistors by heating in molecular hydrogen at 400 °C for 1 h. Figure 3 shows the characteristics of a typical n-type ZrO<sub>2</sub>/SWNT-FET obtained in this way. The n-FET has  $S \sim 90-100$  mV per decade (Fig. 3a), with a transconductance of ~600 S m<sup>-1</sup>, and electron mobility of  $\mu_n \sim 1,000$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>. These characteristics are excellent compared to previous n-type SWNT-FETs with back-gates or local-gates obtained by alkali<sup>33,34</sup> or functional-group charge-transfer doping<sup>7</sup> or heating in inert environments<sup>34</sup>. Nevertheless, the performance of the n-type ZrO<sub>2</sub>/SWNT-FET is not as ideal as our p-type FETs with higher *S* and resistance (~1 M $\Omega$ ) and lower ON/OFF ratio.

Our as-made back-gated devices appear p-type (typically in enhancement mode, where  $V_{\rm T} \leq 0$  with no appreciable n-channel conduction under high positive back-gate voltages. It has been shown<sup>31,35</sup> that hole-doping of the bulk length of SWNTs by adsorbed oxygen<sup>36,37</sup> is insignificant. N-channel conduction is not favoured due to large band bending at the metal-tube junctions. Removal of oxygen on the S/D metal by annealing affects the metal work function and lowers the barrier for n-conduction<sup>38</sup>. For our devices after the ALD ZrO<sub>2</sub> deposition, we always observe a shift in the  $I_{ds}$ - $V_{gs}$  curves towards the more positive  $V_{gs}$  side by ~10 V ( $V_T$  ~ 10 V with back-gate), signalling significant additional hole-doping to the SWNTs. We attribute the additional doping to the oxidative species or charge traps in ZrO2. ALD of ZrO<sub>2</sub> using a ZrCl<sub>4</sub> precursor is known to leave up to 1 atom% of chloride ions (P. McIntyre, unpublished results) that could cause holedoping or act as charge traps. This contributes to the normally ON operation for our p-ZrO<sub>2</sub>/SWNT-FETs (depletion mode) with a relatively high top-gate threshold voltages of  $V_{\rm T} \sim 1 \, {\rm V}$  (corresponding to a p-doping fraction of  $f \sim 0.01$  estimated from capacitance and  $V_{\rm T}$ ). Annealing in hydrogen removes oxygen in our devices, which could lower the barriers at the S/D contacts for n-channel transport.



# **Figure 4 Logic gates built from nanotube transistors with high-** $\kappa$ **dielectrics. a**, Transfer characteristic for a complementary NOT logic (inverter) operated at $V_{DD} = 1$ V. The right panel shows the schematic device structure and a zoom-in of the transfer characteristics in the inversion region. Note that the operating input voltage range for the inverter is higher than that of the output. Additional amplifiers in conjunction with the ZrO<sub>2</sub>/SWNT inverters are needed to realise high voltage gain in a real device. The high threshold voltages for the p- and n-FETs are responsible for the asymmetric transfer characteristics, and can be adjusted by controlling the bulk-length nanotube doping. Defining the threshold voltages remains an issue to be addressed in the nanotube transistor area. Nevertheless, our data here clearly suggests the potential of high-gain devices based on nanotube transistors with integrated high- $\kappa$ dielectrics. **b**, An OR gate output characteristics for a nanotube with double top-gates. The right panel shows the schematic and an optical image of the device. The operating voltage is $V_{DD} = 1$ V. The inputs for the two gates, A and B, are 2 V for state 1 and 0 V for state 0.

Nevertheless, the operation of our n-ZrO<sub>2</sub>/SWNT-FETs, with the seemingly ungated tube sections, is not yet understood. The n-FETs show relatively high threshold voltages ( $V_{\rm T} \sim 1.2$  V, enhancement-mode) and high ON-state resistance, possibly due to inefficient n-doping/gating of the ungated sections. One possible factor for n-gating to these sections is fringing fields originating from the top-gate ( $\leq 0.5 \mu m$  away) under  $V_{\rm gs} > V_{\rm T}$ . In any event, the partial-gating structure is not desired for n-type FETs, and can be significantly improved with fully gated structures or by direct doping of the ungated sections chemically or by resorting to the back-gate.

The ability to obtain both p- and n-type FETs is important to construct complementary electronics that are known to be superior in performance (for example, low power) on to devices consisting of unipolar p- or n-type transistors. We have constructed a NOT logic gate, that is, an inverter, by connecting a p- and n-type ZrO<sub>2</sub>/SWNT-FET (Fig. 4a). The most noteworthy characteristics of the inverter based on

the ZrO<sub>2</sub>/SWNT-FETs is the high voltage gain (Fig. 4a). In the inversion region of the transfer characteristics, the output voltage changes by 0.6V on an input voltage change of 10 mV, giving rise to a voltage gain of up to  $\beta = \Delta V_{out} / \Delta V_{in} \sim 60$ . This is the highest gain obtained with any molecular materials including SWNT and conjugated organic materials. Voltage gains reported previously for complementary SWNT inverters are ~2 and 8 for back-gated<sup>34</sup> and local bottom-gated devices<sup>18</sup>, respectively. The high gain for our ZrO<sub>2</sub>/SWNT inverters is a direct result of the high performance of the p- and n-ZrO<sub>2</sub>/SWNT transistors, owing to the high transconductance.

Finally, we demonstrate that fabricating multiple local-gate electrodes on  $ZrO_2$  dielectrics and SWNTs readily allows for diverse electronic functions based on individual nanotubes. An OR gate is obtained with two gate electrodes fabricated on  $ZrO_2$  and a p-type SWNT in conjunction with a 10 M $\Omega$  resistor (Fig. 4b). The OR function occurs because the output voltage is low when both gates are at low voltages so that the nanotube channel is in the ON-state. When one or both gates are at high voltages, the nanotube channel is electrically shut off, resulting in a high output voltage defined by the input (Fig. 4b).

In summary, we have integrated ZrO<sub>2</sub> high- $\kappa$  dielectrics into SWNT transistors. ALD, a promising technique for deposition of high- $\kappa$  dielectrics in scaling silicon electronics, is benign to carbon nanotubes. The electrostatic capacitance attainable with ~10-nm-thick ZrO<sub>2</sub> gate insulators exceeds the quantum capacitance of SWNTs, which is difficult to obtain by scaling SiO<sub>2</sub> films without producing large leakage currents. P-type SWNT-FETs coated by ZrO<sub>2</sub> dielectrics exhibit superior performance in subthreshold swings (70 mV per decade), high transconductance (12  $\mu$ S per tube, 6,000 S m<sup>-1</sup>) and mobility (3,000 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>). High-performance n-type nanotube transistors with ZrO<sub>2</sub> gate insulators are also obtained. Complementary NOT gates constructed with the transistors exhibit the highest-to-date voltage gains (up to 60) for nanotube transistors. Thus, the integration of advanced dielectrics into nanotube materials is promising for pushing the performance limit of molecular electronics.

#### METHODS

#### SWNT-FETs WITH TOP-GATES AND ZrO2 GATE DIELECTRICS

The substrates used were doped Si wafers with 500-nm-thick SiO<sub>2</sub> layers, and the doped Si used as the usual back-gate. Following a method described elsewhere<sup>9</sup>, we first patterned Mo (50 nm thick) S–D electrode arrays on a substrate, followed by catalyst patterning on top of the electrodes and CVD growth of SWNTs to bridge the pre-formed source and drain. After growth, atomic force microscopy was used to identify devices in the array with S/D electrodes connected by individual SWNTs. Conductance versus back-gate measurements were then used to identify individual semiconducting nanotubes<sup>6,14,15</sup>. A ZrO<sub>2</sub> film of 8 nm nominal thickness was deposited onto the sample by ALD using ZrCl<sub>4</sub> precursor and H<sub>2</sub>O oxidizer in a high purity N<sub>2</sub> carrier gas<sup>3,19</sup>. Films were deposited in a load-locked ALD research reactor with base pressure of 10<sup>-8</sup> tor and a process pressure of 0.5 torr. The ZrO<sub>2</sub> ALD process was performed at 300 °C with alternating pulses (1–2 s duration) of the precursor and oxidizer. Each precursor/oxidizer pulse cycle resulted in the deposition of ~0.6 Å of ZrO<sub>2</sub> onto SiO<sub>2</sub>. Cross-wafer ellipsometry measurements (calibrated by cross-sectional TEM) were used to confirm the film thickness and thickness uniformity of the ZrO<sub>2</sub> by ALD. Standard electron-beam lithography and lift-off processes were then used to pattern top-gates (Ti/Au, 60 nm thick) on the deposited ZrO<sub>2</sub> film between the S–D electrodes.

#### CROSS-SECTIONAL TEM

TEM was performed in a Philips CM20 microscope operated at an accelerating voltage of 200 kV. Thin foil specimens of SiO2 substrates with ALD ZrO2 (Fig. 1c) were prepared by typical mechanical polishing steps including cutting the substrate into half, bonding of the two pieces face-to-face by glue and thinning the cross-section followed by a brief argon-ion milling to perforation. Previous studies of ALD-ZrO2 gate dielectric layers deposited on to oxidized Si surfaces have shown that the films are polycrystalline and exhibit the tetragonal zirconia crystal structure3. These results are consistent with TEM images obtained from the present zirconia dielectrics. For cross-sectional TEM of ZrO<sub>2</sub> coated SWNTs on SiO<sub>2</sub> (Fig. 1d), SWNTs were first grown on the SiO2 substrate with discrete catalytic Fe2O3 nanoparticles deposited on the surface<sup>39</sup>. The number of SWNTs in a 10 x 10 µm<sup>2</sup> is about 20 measured by atomic force micsoscopy. ZrO, was then deposited on the sample, followed by TEM specimen preparation in the same way as the SiO<sub>2</sub>/ZrO<sub>2</sub> samples. Note that the catalytic nanoparticles staved at one of the ends of each SWNT<sup>39</sup>. Therefore, the SiO2 substrate was clean, containing only nanotubes on the surface. Circular structures of 1-3 nm diameter, and with an image contrast lighter than the surrounding SiO<sub>2</sub> and ZrO<sub>2</sub> layers, were frequently observed in cross-sectional TEM (Fig. 1d) imaging of the SWNT samples, and were absent with SiO2/ZrO2 samples without SWNTs grown on the substrate. These structures were attributed to nanotubes observed in varying degrees of oblique cross-section, with the nanometre-scale region of lightest contrast corresponding to the nanotube.

#### Received 29 August 2002; accepted 15 October 2002; published 17 November 2002.

#### References

- Wilk, G. D., Wallace, R. M. & Anthony, J. M. High k gate dielectrics: current status and materials properties considerations. J. Appl. Phys. 89, 5243–5275 (2001).
- Harrop, P. J. & Campell, D. S. Selection of thin film capacitor dielectrics. *Thin Solid Films* 2, 273–292 (1968).
- Perkins, C. M., Triplett, B. B., McIntyre, P. C., Saraswat, K. C. & Shero, E. Thermal stability of polycrystalline silicon electrodes on ZrO<sub>2</sub> gate dielectrics. *Appl. Phys. Lett.* 81, 1417–1419 (2002).
- Alternative gate dielectrics for microelectronics. Mater. Res. Bull. 27 (Special issue, March 2002).
  Dresselhaus, M. S., Dresselhaus, G. & Avouris, P. (eds.) Carbon Nanotubes (Springer, Berlin, 2001).
- Dressenaus, W. S., Dressenaus, G. & Avouris, F. (eds.) *Carbon Nanouaes* (op inget, bernit, 2001).
  Zhou, C., Kong, J. & Dai, H. Electrical measurements of individual semiconducting single-walled nanotubes of various diameters. *Appl. Phys. Lett.* 76, 1597–1599 (2000).
- Shim, M., Javey, A., Kam, N. W. S. & Dai, H. Polymer functionalization for air-stable n-type carbon nanotube field-effect transistors. J. Am. Chem. Soc. 123, 11512–11513 (2001).
- Rosenblatt, S. et al. High performance electrolyte gated carbon nanotube transistors. Nano Lett. 2, 869–915 (2002).
- Franklin, N. R. et al. Integration of suspended carbon nanotube arrays into electronic devices and electromechanical systems. Appl. Phys. Lett. 81, 913–915 (2002).
- Fuhrer, M. S., Kim, B. M., Dürkop, T. & Brintlinger, T. High-mobility nanotube transistor memory. Nano Lett. 2, 755–759 (2002).
- Bachtold, A. et al. Scanned probe microscopy of electronic transport in carbon nanotubes. Phys. Rev. Lett. 84, 6082–6085 (2000).
- Liang, W. et al. Fabry-Perot interference in a nanotube electron waveguide. Nature 411, 665–669 (2001).
- Kong, J. et al. Quantum interference and ballistic transmission in nanotube electron wave-guides. Phys. Rev. Lett. 87, 106801 (2001).
- Tans, S., Verschueren, A. & Dekker, C. Room-temperature transistor based on a single carbon nanotube. *Nature* 393, 49–52 (1998).
- Martel, R., Schmidt, T., Shea, H. R., Hertel, T. & Avouris, P. Single- and multi-wall carbon nanotube field-effect transistors. *Appl. Phys. Lett.* 73, 2447–2449 (1998).
- Bachtold, A., Hadley, P., Nakanishi, T. & Dekker, C. Logic circuits with carbon nanotube transistors. Science 294, 1317–1320 (2001).
- 17. Wind, S., Appenzeller, J., Martel, R., Derycke, V. & Avouris, P. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. *Appl. Phys. Lett.* **80**, 3817–3819 (2002).
- Javey, A., Wang, Q., Ural, A., Li, Y. & Dai, H. Carbon nanotube transistor arrays for multi-stage complementary logic and ring oscillators. *Nano Lett.* 2, 929–932, (2002).
- Leskela, M. & Ritala, M. Atomic layer deposition: from precursors to thin film structures. *Thin Solid Films* 409, 138–146 (2002).
- Kong, J., Soh, H., Cassell, A., Quate, C. F. & Dai, H. Synthesis of individual single-walled carbon nanotubes on patterned silicon wafers. *Nature* 395, 878–881 (1998).
- 21. Sze, S. M. Physics of Semiconductor Devices (Wiley, New York, 1981).
- 22. Muller, R. S. & Kamins, T. I. Device Electronics for Integrated Circuits (Wiley, New York, 1986).
- Guo, J. & Lundstrom, M. Assessment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors. *IEDM Tech. Dig.* (submitted).

- Guo, J., Goasguen, S., Lundstrom, M. & Datta, S. Metal-insulator-semiconductor electrostatics of carbon nanotubes. *Appl. Phys. Lett.* 81, 1486–1488 (2002).
- Martel, R., Wong, H. S. P., Chan, K. & Avouris, P. Carbon nanotube field effect transistors for logic applications. *IEDM Tech. Dig.* 159–162 (2001).
- Thompson, S. et al. An enhanced 130 nm generation logic technology featuring 60 nm transistors optimized for high performance and low power at 0.7–1.4 C. IEDM Tech. Dig. 256–269, (2001).
- Assad, F., Ren, Z., Vasileska, D., Datta, S. & Lundstrom, M. On the performance limits for Si MOSFET's: A theoretical study. *IEEE Trans. Electron. Dev.* 47, 232–240 (2000).
- Ramo, S., Whinnery, J. R. & Duzer, T. V. Fields and Waves in Communication Electronics (Wiley, New York, 1994).
- Appenzeller, J. et al. Field-modulated carrier transport in carbon nanotube transistors. Phys. Rev. Lett. 89, 126801 (2002).
- Freitag, M., Radosavljevic, M., Zhou, Y., Johnson, A. T. & Smith, W. F. Controlled creation of a carbon nanotube diode by a scanned gate. *Appl. Phys. Lett.* 79, 3326–3328 (2001).
- Derycke, V., Martel, R., Appenzeller, J. & Avouris, P. Controlling doping and carrier injection in carbon nanotube transistors, *Appl. Phys. Lett.* 80, 2773–2775 (2002).
- Green, M. L. et al. Understanding the limits of ultrathin SiO<sub>2</sub> and Si-O-N gate dielectrics for sub-50 nm CMOS. *Microelectron. Eng.* 48, 25–30 (1999).
- Kong, J., Zhou, C., Yenilmez, E. & Dai, H. Alkaline metal doped n-type semiconducting nanotubes as quantum dots. Appl. Phys. Lett. 77, 3977–3979 (2000).
- Derycke, V., Martel, R., Appenzeller, J. & Avouris, P. Carbon nanotube inter- and intramolecular logic gates. Nano. Lett. 1, 453–456 (2001).
- Radosavljevic, M., Freitag, M., Thadani, K. V. & Johnson, A. T. Nonvolatile molecular memory elements based on ambipolar nanotube field effect transistors. *Nano Lett.* 2, 761–764 (2002).
- Collins, P. G., Bradley, K., Ishigami, M. & Zettl, A. Extreme oxygen sensitivity of electronic properties of carbon nanotubes. *Science* 287, 1801–1804 (2000).
- Jhi, S.-H., Louie, S. G. & Cohen, M. L. Electronic properties of oxidized carbon nanotubes. *Phys. Rev. Lett.* 85, 1710–1713 (2000).
- 38. Heinze, S. et al. Carbon nanotubes as Schottky barrier transistors. Phys. Rev. Lett. 89, 106801 (2002).
- Li, Y. et al. Growth of single-walled carbon nanotubes from discrete catalytic nanoparticles of various sizes. J. Phys. Chem. 105, 11424–11431 (2001).

#### Acknowledgements

The authors are grateful to D. Antoniadis, B. Triplett and C. Quate for critical comments, and A. Marshall for TEM assistance. This work was supported by MARCO Focused Research Center on Materials, Structures and Devices, Defense Advanced Research Projects/Moletronics, ABB Group Ltd., the Lucille Packard Foundation, the Alfred Sloan Foundation, a Dreyfus Teacher-Scholar Award, a Mayfield Stanford Graduate Fellowship and the National Science Foundation (NSF) Center for Nanoscale Systems. Part of the fabrication was performed at the Cornell Nanofabrication Facility, a node of the National Nanofabrication users Network, funded by NSF.

Correspondence and requests for materials should be addressed to H.D.

#### Competing financial interests

The authors declare that they have no competing financial interests