# **Thermal stability for Te-based devices**

Cite as: Appl. Phys. Lett. **117**, 192104 (2020); https://doi.org/10.1063/5.0018045 Submitted: 11 June 2020 . Accepted: 24 October 2020 . Published Online: 11 November 2020

Chunsong Zhao, Luis Hurtado, and 🔟 Ali Javey



## ARTICLES YOU MAY BE INTERESTED IN

Investigation of physically transient resistive switching memory based on GeO<sub>2</sub> thin films Applied Physics Letters **117**, 192102 (2020); https://doi.org/10.1063/5.0020735

Pure spin current phenomena Applied Physics Letters **117**, 190501 (2020); https://doi.org/10.1063/5.0032368

Optically triggered multilevel resistive switching characteristics of Cu/MoS<sub>2</sub>/AIN/ITO bilayer memory structure Applied Physics Letters **117**, 192101 (2020); https://doi.org/10.1063/5.0020085





Appl. Phys. Lett. **117**, 192104 (2020); https://doi.org/10.1063/5.0018045 © 2020 Author(s).

## **Thermal stability for Te-based devices**

Cite as: Appl. Phys. Lett. **117**, 192104 (2020); doi: 10.1063/5.0018045 Submitted: 11 June 2020 · Accepted: 24 October 2020 · Published Online: 11 November 2020



Chunsong Zhao,<sup>1,2,3</sup> Luis Hurtado,<sup>1</sup> and Ali Javey<sup>1,2,a)</sup> 🝺

#### AFFILIATIONS

<sup>1</sup>Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, California 94720, USA <sup>2</sup>Materials Sciences Division, Lawrence Berkeley National Laboratory, Berkeley, California 94720, USA <sup>3</sup>Department of Materials Science and Engineering, University of California at Berkeley, Berkeley, California 94720, USA

<sup>a)</sup>Author to whom correspondence should be addressed: ajavey@eecs.berkeley.edu

#### ABSTRACT

Tellurium (Te) has recently been rediscovered as an attractive semiconducting material for a wide range of electronic and optoelectronic applications. However, thermal instability of Te-based devices has not been investigated and introduces major drawbacks for their practical applications. Toward this goal, this work explores the influence of annealing temperatures on Te transistors and their two failure mechanisms, related to the sublimation of the Te channel and the degradation of the contacts. To overcome these challenges, we fabricated a Te device that is graphene-contacted and SiO<sub>x</sub>-encapsulated such that the Te channel and the contacts remain intact and stable at high temperatures. The device exhibits an effective mobility of  $\sim 50 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , which is comparable to traditional metal-contacted Te transistors. The traditional Te devices have performance degradation with increasing temperature and failure at 200 °C. Through the graphene contact and SiO<sub>x</sub> encapsulation, our device shows improved thermal stability despite the repeated annealing processes for temperatures up to 250 °C, making it suitable for practical use.

Published under license by AIP Publishing. https://doi.org/10.1063/5.0018045

Tellurium has a one-dimensional crystal structure with hexagonally packed helical atomic chains bonded via van der Waals force.<sup>1,2</sup> It is a p-type semiconductor with a thickness-dependent bandgap, which varies from 0.31 eV to 1.04 eV for bulk to monolayer.<sup>2–4</sup> It can provide high hole mobility with low processing temperature and wafer-scale production; therefore, it has been demonstrated as a promising candidate for flexible/transparent electronics and threedimensional integration circuits.<sup>3</sup> Although various properties and applications of Te have been reported,<sup>3–9</sup> a detailed study of the thermal stability of Te-based devices, which is a major concern for their practical use, is still lacking. Te-based transistors suffer from device degradation after exposure to high temperatures because (1) the high vapor pressure of Te induces sublimation of the channel,<sup>10,11</sup> and (2) interdiffusion/reactivity between the Te and the electrodes causes contact degradation. This can critically limit its practical utility. Thus, a method to mitigate such an effect on Te-based devices is necessary.

In this study, we investigated the effect of temperature on the evaporated Te-based devices and demonstrated a graphene-contacted and SiO<sub>x</sub>-encapsulated Te transistor with improved thermal stability. Our device suppresses the sublimation of the Te channel by applying an encapsulation layer such that the Te film remains intact for hours at temperatures up to 250 °C in an N<sub>2</sub> environment. The integration of graphene as a contact with Te also eliminates the interdiffusion/

reactivity between Te and the electrodes even after repeated annealing at 250 °C in N<sub>2</sub>. Our Te transistor showed a device performance with a hole mobility of ~50 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> after contact annealing, which was similar to a Ni-contacted Te device with the same channel thickness. While typical metal-contacted Te devices show performance degradation with increasing temperatures and failure at temperatures >200 °C, our device can maintain its electrical performance under repeated annealing processes at temperatures up to 250 °C.

The vapor pressure of Te is ~10<sup>-7</sup> Torr at 200 °C and reaches ~10<sup>-5</sup> Torr at 250 °C.<sup>10</sup> The high vapor pressure results in sublimation of the Te film when it is exposed to a high-temperature environment, significantly deteriorating the electrical properties of Te. Encapsulation is an effective method to stabilize the chemically or thermally sensitive materials such as organic semiconductors and black phosphorus.<sup>12–14</sup> Therefore, we first investigated the effect of the encapsulation layer on the thermal stability of Te films. Patterned crystalline Te films with a thickness of 6 nm were prepared on the cold SiO<sub>2</sub>/Si substrates (-80 °C) by thermal evaporation as reported previously<sup>3</sup> [Figs. 1(a) and 1(b)], the average grain size of which was ~25  $\mu$ m<sup>2</sup>. 30 nm SiO<sub>x</sub> was subsequently deposited on the substrates by e-beam evaporation to fully encapsulate the Te films on the bottom [Figs. 1(c) and 1(d)]. The Te films with and without the SiO<sub>x</sub> encapsulation layer were annealed at 250 °C in an N<sub>2</sub> atmosphere for 1 h to



FIG. 1. (a) and (b) Schematic diagram (a) and optical microscopy images (b) of the Te films before (left) and after (right) annealing in the N<sub>2</sub> atmosphere. (c) and (d) Schematic diagram (c) and optical microscopy images (d) of the SiO<sub>x</sub> encapsulated Te films before (left) and after (right) annealing in the N<sub>2</sub> atmosphere. The thickness for Te films is  $\sim$ 6 nm, and the thickness for the SiO<sub>x</sub> capping layer is  $\sim$ 30 nm. Each annealing process mentioned above lasts for 1 h.

assess their thermal stability. For the uncapped sample, the Te films fully sublimed after the annealing process as shown in Fig. 1(b). In contrast, the encapsulated films did not show surface morphology changes, including the sublimation or the movement of grain boundaries after annealing at 250 °C [Fig. 1(d)]. When the annealing temperature was further increased to 300 °C, re-evaporation of Te was observed on the encapsulated sample (supplementary material Fig. S1). The voids observed on the encapsulated Te films are likely caused by the pinholes or cracks in the evaporated SiO<sub>x</sub> capping layer, which are formed or enlarged during the high-temperature annealing process.

Next, field-effect transistors (FETs) were fabricated to further examine the thermal stability of Te at the device level. Te FETs with different metal contacts (Pd, Ni, and Au) were fabricated on the SiO<sub>2</sub>  $(50 \text{ nm})/p^+$  Si substrates, which serve as a dielectric layer and a global back gate, respectively [Fig. 2(a)]. These devices were annealed at 250 °C in an N2 atmosphere for 30 min. For the Pd-contacted FET, a significant change in the channel region was observed after annealing due to the diffusion of Pd atoms into the Te channel [supplementary material Figs. S2(a) and S2(b)]. The diffused Pd metalized the Te channel, which was confirmed by the  $I_d-V_g$  transfer curves for the Pd-contacted FET (supplementary material Fig. S3). A similar behavior between Au and Te was also observed after annealing [supplementary material Figs. S2(c) and S2(d)]. These interactions between the metal contact and the Te channel lead to the device deterioration. Among the investigated metal contacts, the Ni contact was considered most stable [supplementary material Figs. S2(e) and S2(f)]. Therefore, we further fabricated Ni-contacted and SiO<sub>x</sub>-encapsulated Te devices [Figs. 2(a) and 2(b)] to evaluate their thermal stability. The device was annealed in the N2 atmosphere repeatedly with annealing temperature increasing from 100 °C to 250 °C [Figs. 2(b)-2(f)]. Each annealing process lasted an hour, and the electrical measurements were performed on the device immediately after each annealing process. Figure 2(g) shows the  $I_d$ - $V_g$  transfer curves for the device before and after annealing. The effective mobility, which was extracted from the  $I_{\rm d}-V_{\rm g}$  transfer curves, decreases slightly from 57 cm  $^2$  V  $^{-1}$  s  $^{-1}$  to  $38 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  as the annealing temperature increases to  $150 \,^{\circ}\text{C}$ . When the annealing temperature was further raised to 200 °C, the device performance drops dramatically with  $\sim$ 3 orders of magnitude lower effective mobility ( $\sim 0.05 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ) and subthreshold swing increases from  $2.3 \text{ V dec}^{-1}$  (as-fabricated) to  $8.6 \text{ V dec}^{-1}$ . The device becomes an open circuit after annealing at 250 °C. We also measured the device performance of encapsulated Ni-contacted Te devices, which contain random lattice orientation along the channel, after annealing at different temperatures (supplementary material Fig. S4). The effective mobility decreases from  $26.1 \pm 8.6 \text{ cm}^2/\text{V} \text{ s}$  to  $11.8 \pm 1.8 \text{ cm}^2/\text{V} \text{ s}$  as the annealing temperature increases to  $150 \,^{\circ}\text{C}$ . When the annealing temperature reached 200 °C, half of the devices became open circuits, and the rest showed a low effective mobility of  $\sim 0.1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . The degradation in performance above 150 °C is mainly related to the loss of Te around the contact regions. At these locations, re-evaporation/diffusion of Te is easy because the shadowing effect causes poor step coverage and Te and the contact metal can possibly react with each other.<sup>15,16</sup> This explanation is supported by the observable disconnection around the contact regions after annealing at 250 °C [Fig. 2(f)].

To address these challenges, we applied a thin and chemically inert contact material to replace the thick and active metal such that the thermal stability of Te devices can be enhanced. Graphene is considered to be a promising candidate owing to the following reasons. First, the electrical conductivity of graphene is sufficiently high.<sup>17,18</sup> Second, graphene is chemically inert due to large delocalized  $\pi$  electrons, circumventing the interdiffusion/reaction at the interface of the contact at high temperatures.<sup>19,20</sup> In addition, the atomically thin



**FIG. 2**. (a) Schematic diagram of the device structure for a metal-contacted Te device encapsulated with the evaporated SiO<sub>x</sub> layer. (b)–(d) A Ni-contacted SiO<sub>x</sub>-encapsulated Te device before (b) and after (c) and (d) annealing in the N<sub>2</sub> atmosphere at different temperatures. (e)  $I_d - V_g$  transfer curves change for the Ni-contacted SiO<sub>x</sub>-encapsulated Te device before and after annealing processes. (f) Effective mobility change extracted from (e). Effective mobility is calculated using  $\mu_{eff} = \frac{dI_g}{dV_d} \frac{L}{W_{Car}(V_g - V_f)}$ , where  $C_{ox}$  is the gate oxide capacitance, *L* is the channel length, *W* is the device width, and *V*<sub>i</sub> is the threshold voltage. The thickness for the Te channel is ~7 nm, and the thickness for the SiO<sub>x</sub>-capping layer is ~30 nm. Each annealing process mentioned above lasts for 1 h.

graphene electrodes eliminate the shadowing effect during the capping layer deposition,<sup>14</sup> hence fully encapsulating the Te device to prevent the sublimation.

Graphene-contacted and SiOx-encapsulated Te FETs were fabricated as shown in Figs. 3(a) and 3(b). The chemical vapor deposition (CVD)-grown bilayer graphene film was transferred onto the SiO<sub>2</sub>  $(50 \text{ nm})/\text{p}^+$  Si substrate through a wet transfer method,<sup>21</sup> followed by lithography and O<sub>2</sub> plasma etching processes to define the electrodes. The Te film was deposited as a channel connecting the source and drain graphene electrodes. The metal Ni probe pad was deposited far away from the source/drain contact regions. Fabrication was completed by capping the whole device with a 30 nm evaporated SiO<sub>x</sub> layer and opening windows on top of Ni pads for probing. The asfabricated graphene-contacted and SiOx-encapsulated Te device shows a poor electrical performance [Fig. 3(c)] with the effective mobility of  $3.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , which is much lower than the effective mobility of the Ni-contacted devices (57 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>). Post-annealing has a significant effect on the electrical performance of the graphene-contacted Te device [Figs. 3(c)-3(e)] because the high temperature treatment facilitates removal of residues at the interface and adhesion between Te and graphene,<sup>22,23</sup> yielding an improved contact. The highest contact annealing temperature was 250 °C since the Te device may deteriorate due to the degradation of the encapsulation layer at higher temperatures (>250  $^{\circ}$ C). As shown in Fig. 3(e), the effective mobility is enhanced from  $3.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  to  $15.1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  after the contact annealing at 200 °C in N<sub>2</sub>. The mobility further increases to 50.4 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> when the annealing temperature is raised to 250 °C. The ON-current level is enhanced by over an order of magnitude after the 250 °C annealing process as shown in the  $I_d$ - $V_g$  transfer curves [Fig. 3(c)]. The electrical performance of the annealed graphene-contacted and SiO<sub>x</sub> encapsulated Te device is comparable to that of the Ni-contacted device without annealing. It needs to be noted that the annealing temperature (250 °C) for the graphene-contacted devices is even higher than the failure temperature for the metal-contacted ones, demonstrating the advantages of the ultrathin and chemically inert electrodes. We believe that the thermal stability of Te-based devices could be further improved by a more suitable encapsulation layer or a more optimized deposition technique such as low temperature atomic layered deposition or sputtering.

We further investigated the thermal stability of the graphenecontacted and SiO<sub>x</sub> encapsulated Te device by tracking its changes in electrical performance after repeated high-temperature annealing processes. The as-fabricated graphene-contacted Te device was first annealed at 250 °C for an hour and was cooled down to room temperature, followed by the electrical measurements. The same annealing procedures and the measurement were performed on the same sample two more times at annealing temperatures of 200 °C and 250 °C. Each annealing process mentioned above lasts for 1 h. As shown in Fig. 4(a), no prominent morphology changes were observed on the device after the repeated high-temperature annealing processes. The semi-log and liner  $I_d$ - $V_g$  transfer curves measured after each annealing process are exhibited in Figs. 4(b) and 4(c). No significant device

### **Applied Physics Letters**

scitation.org/journal/apl



**FIG. 3.** (a) Schematic diagram of the device structure for a graphene-contacted Te device encapsulated with the evaporated SiO<sub>x</sub> layer. (b) Optical image of a typical graphene-contacted encapsulated Te device (c)  $I_d-V_g$  transfer curves of a graphene-contacted SiO<sub>x</sub>-encapsulated Te device before and after contact annealing at different temperatures in the N<sub>2</sub> atmosphere. (d)  $I_d-V_d$  output characteristics of the graphene-contacted SiO<sub>x</sub>-encapsulated Te device after a contact annealing at 250 °C in the N<sub>2</sub> atmosphere. (e) Effective mobility change extracted from (b). The thickness for the Te channel is ~7 nm, and the thickness for the SiO<sub>x</sub> capping layer is ~30 nm. Each annealing process mentioned above lasts for 1 h.



FIG. 4. (a) Optical microscopy images of a graphene-contacted SiO<sub>x</sub>-encapsulated Te device after repeated annealing processes. (b) and (c) Semi-log (b) and linear (c)  $l_d$ -V<sub>g</sub> transfer curves of a graphene-contacted SiO<sub>x</sub>-encapsulated Te device after repeated high temperature annealing processes in the N<sub>2</sub> atmosphere. (d) Effective mobility and subthreshold swing change [extracted from (b)] after repeated high temperature annealing processes in the N<sub>2</sub> atmosphere. The thickness for the Te channel is ~7 nm, and the thickness for the SiO<sub>x</sub> capping layer is ~30 nm. Each annealing process mentioned above lasts for 1 h.

Appl. Phys. Lett. **117**, 192104 (2020); doi: 10.1063/5.0018045 Published under license by AIP Publishing performance degradation was observed. As apparent from these figures, the device shows a similar  $I_d$ - $V_g$  curve after each annealing process. The OFF-current slightly increases from 0.83 nA to 1.5 nA, which is probably due to the quenched-in defects,<sup>24</sup> as Te devices were rapidly cooled from annealing temperatures to room temperature. The subthreshold swing increase from  $4.3 \text{ V} \text{ dec}^{-1}$  to  $4.9 \text{ V} \text{ dec}^{-1}$  and a small fluctuation in threshold voltage is observed after annealing. The effective mobility of the graphene-contacted and SiO<sub>x</sub>-encapsulated Te device remains approximately constant at  $\sim 47 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  after repeated thermal treatments with the highest annealing temperature of 250 °C [Fig. 4(d)]. The changes in subthreshold swing and threshold voltage are likely caused by the charges trapped inside the oxide layer or at the interface,<sup>25,26</sup> which could also induce an OFF-current increase. The changes of defects or trapped charges in the Te devices must be small; otherwise, an obvious mobility drop would take place due to the scattering. Supplementary material Fig. S5 shows the effective mobility of 10 individual devices with random lattice orientation along the channel on the same chip after repeated annealing procedures. The devices exhibited an average effective mobility of  $48.1 \pm 9.7 \text{ cm}^2/\text{V}$  s. The sustained excellent electrical performance and the long-term thermal stability demonstrate the potential of the graphene-contacted and SiO<sub>x</sub>-encapsulated Te device.

In conclusion, this work explores the thermal stability of Te films and devices. To address the thermal instability of Te, we fabricated a graphene-contacted and  $SiO_x$ -encapsulated device. The chemically inert graphene provides a thermally stable interface with Te, and the ultrathin nature of graphene allows a fully sealed encapsulation layer on the Te channel. Such a device structure increases the temperature tolerance of the Te-based devices to up to 250 °C. Further enhancement in thermal stability may be possible by improving the encapsulation layer through providing a conformal coating, suppressing pinhole or crack formation, and matching the thermal expansion coefficients between the encapsulation layer and the Te film. Exploration of a proper electrode, which is inert to tellurium at high temperature and compatible to the conventional fabrication process, is needed.

See the supplementary material for optical images of  $SiO_x$ encapsulated Te films and metal-contacted Te devices and  $I_d$ - $V_g$ transfer curves for the Pd-contacted Te device before and after annealing.

The device processing and characterization were supported by the Defense Advanced Research Projects Agency under Contract No. HR0011-16-1-0004. Materials synthesis was supported by the Electronic Materials Program, funded by the Director, Office of Science, Office of Basic Energy Sciences, Materials Sciences and Engineering Division of the U.S. Department of Energy under Contract No. DE-AC02-05Ch11231.

#### DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

#### REFERENCES

- <sup>1</sup>A. Von Hippel, J. Chem. Phys. 16(4), 372 (1948).
- <sup>2</sup>J. Qiao, Y. Pan, F. Yang, C. Wang, Y. Chai, and W. Ji, Sci. Bull. **63**(3), 159 (2018).
- <sup>3</sup>C. Zhao, C. Tan, D.-H. Lien, X. Song, M. Amani, M. Hettick, H. Y. Y. Nyein, Z. Yuan, L. Li, and M. C. Scott, Nat. Nanotechnol. 15(1), 53 (2020).
- <sup>4</sup>Y. Wang, G. Qiu, R. Wang, S. Huang, Q. Wang, Y. Liu, Y. Du, W. A. Goddard, M. J. Kim, and X. Xu, Nat. Electron. 1(4), 228 (2018).
- <sup>5</sup>S. Lin, W. Li, Z. Chen, J. Shen, B. Ge, and Y. Pei, Nat. Commun. 7(1), 10287 (2016).
  <sup>6</sup>M. Amani, C. Tan, G. Zhang, C. Zhao, J. Bullock, X. Song, H. Kim, V. R.
- Shrestha, Y. Gao, and K. B. Crozier, ACS Nano 12(7), 7253 (2018).
  <sup>7</sup>W. Wu, G. Qiu, Y. Wang, R. Wang, and P. Ye, Chem. Soc. Rev. 47(19), 7203
- (2018).
- <sup>8</sup>Y. Du, G. Qiu, Y. Wang, M. Si, X. Xu, W. Wu, and P. D. Ye, Nano Lett. **17**(6), 3965 (2017).
- <sup>9</sup>Y. Liu, W. Wu, and W. A. Goddard III, J. Am. Chem. Soc. 140(2), 550 (2018).
- <sup>10</sup>R. Honig and D. Kramer, Vapor Pressure Curves of the Elements (RCA Laboratories, 1968).
- <sup>11</sup>R. Dutton and R. Muller, Thin Solid Films **11**(2), 229 (1972).
- <sup>12</sup>K. Kuribara, H. Wang, N. Uchiyama, K. Fukuda, T. Yokota, U. Zschieschang, C. Jaye, D. Fischer, H. Klauk, and T. Yamamoto, Nat. Commun. 3(1), 723 (2012).
- <sup>13</sup>G.-H. Lee, X. Cui, Y. D. Kim, G. Arefe, X. Zhang, C.-H. Lee, F. Ye, K. Watanabe, T. Taniguchi, and P. Kim, ACS Nano 9(7), 7019 (2015).
- <sup>14</sup> A. Avsar, I. J. Vera-Marun, J. Y. Tan, K. Watanabe, T. Taniguchi, A. H. Castro Neto, and B. Ozyilmaz, ACS Nano 9(4), 4138 (2015).
- <sup>15</sup>T. Karabacak and T.-M. Lu, J. Appl. Phys. **97**(12), 124504 (2005).
- <sup>16</sup>S. Arscott, J. Vac. Sci. Technol., B **37**(1), 011602 (2019).
- <sup>17</sup>C. A. Di, D. Wei, G. Yu, Y. Liu, Y. Guo, and D. Zhu, Adv. Mater. **20**(17), 3289 (2008).
- <sup>18</sup>M. J. Allen, V. C. Tung, and R. B. Kaner, Chem. Rev. **110**(1), 132 (2010).
- <sup>19</sup>L. Liao, H. Peng, and Z. Liu, J. Am. Chem. Soc. **136**(35), 12194 (2014).
- <sup>20</sup>J. Eun Lee, B. K. Sharma, S.-K. Lee, H. Jeon, B. Hee Hong, H.-J. Lee, and J.-H. Ahn, Appl. Phys. Lett. **102**(11), 113112 (2013).
- <sup>21</sup>J. W. Suk, A. Kitt, C. W. Magnuson, Y. Hao, S. Ahmed, J. An, A. K. Swan, B. B. Goldberg, and R. S. Ruoff, ACS Nano 5(9), 6916 (2011).
- <sup>22</sup>J. Chan, A. Venugopal, A. Pirkle, S. McDonnell, D. Hinojos, C. W. Magnuson, R. S. Ruoff, L. Colombo, R. M. Wallace, and E. M. Vogel, ACS Nano 6(4), 3224 (2012).
- <sup>23</sup>A. Pirkle, J. Chan, A. Venugopal, D. Hinojos, C. Magnuson, S. McDonnell, L. Colombo, E. Vogel, R. Ruoff, and R. Wallace, Appl. Phys. Lett. **99**(12), 122108 (2011).
- <sup>24</sup>F. Bassani, *Encyclopedia of Condensed Matter Physics* (Elsevier Academic Press, 2005).
- <sup>25</sup>D. Fleetwood, Appl. Phys. Lett. **60**(23), 2883 (1992).
- <sup>26</sup>Y. Y. Illarionov, G. Rzepa, M. Waltl, T. Knobloch, A. Grill, M. M. Furchi, T. Mueller, and T. Grasser, 2D Mater. 3(3), 035004 (2016).